

List of figures

Figure 1.	System architecture for STM32F405xx/07xx and STM32F415xx/17xx devices	60
Figure 2.	System architecture for STM32F42xxx and STM32F43xxx devices	62
Figure 3.	Flash memory interface connection inside system architecture (STM32F405xx/07xx and STM32F415xx/17xx)	73
Figure 4.	Flash memory interface connection inside system architecture (STM32F42xxx and STM32F43xxx)	74
Figure 5.	Sequential 32-bit instruction execution	83
Figure 6.	RDP levels	94
Figure 7.	PCROP levels	96
Figure 8.	CRC calculation unit block diagram	113
Figure 9.	Power supply overview for STM32F405xx/07xx and STM32F415xx/17xx	116
Figure 10.	Power supply overview for STM32F42xxx and STM32F43xxx	117
Figure 11.	Backup domain	120
Figure 12.	Power-on reset/power-down reset waveform	124
Figure 13.	BOR thresholds	125
Figure 14.	PVD thresholds	126
Figure 15.	Simplified diagram of the reset circuit	152
Figure 16.	Clock tree	153
Figure 17.	HSE/ LSE clock sources	155
Figure 18.	Frequency measurement with TIM5 in Input capture mode	160
Figure 19.	Frequency measurement with TIM11 in Input capture mode	161
Figure 20.	Simplified diagram of the reset circuit	215
Figure 21.	Clock tree	217
Figure 22.	HSE/ LSE clock sources	219
Figure 23.	Frequency measurement with TIM5 in Input capture mode	224
Figure 24.	Frequency measurement with TIM11 in Input capture mode	224
Figure 25.	Basic structure of a 5 V-tolerant I/O port bit	270
Figure 26.	Selecting an alternate function on STM32F405xx/07xx and STM32F415xx/17xx	274
Figure 27.	Selecting an alternate function on STM32F42xxx and STM32F43xxx	275
Figure 28.	Input floating/pull up/pull down configurations	278
Figure 29.	Output configuration	279
Figure 30.	Alternate function configuration	279
Figure 31.	High impedance-analog configuration	280
Figure 32.	DMA block diagram	306
Figure 33.	System implementation of the two DMA controllers (STM32F405xx/07xx and STM32F415xx/17xx)	307
Figure 34.	System implementation of the two DMA controllers (STM32F42xxx and STM32F43xxx)	308
Figure 35.	Channel selection	309
Figure 36.	Peripheral-to-memory mode	312
Figure 37.	Memory-to-peripheral mode	313
Figure 38.	Memory-to-memory mode	314
Figure 39.	FIFO structure	319
Figure 40.	DMA2D block diagram	343
Figure 41.	External interrupt/event controller block diagram	382
Figure 42.	External interrupt/event GPIO mapping (STM32F405xx/07xx and STM32F415xx/17xx)	384
Figure 43.	External interrupt/event GPIO mapping (STM32F42xxx and STM32F43xxx)	385
Figure 44.	Single ADC block diagram	391

Figure 45.	Timing diagram	394
Figure 46.	Analog watchdog's guarded area	395
Figure 47.	Injected conversion latency	396
Figure 48.	Right alignment of 12-bit data	398
Figure 49.	Left alignment of 12-bit data	398
Figure 50.	Left alignment of 6-bit data	398
Figure 51.	Multi ADC block diagram ⁽¹⁾	404
Figure 52.	Injected simultaneous mode on 4 channels: dual ADC mode	407
Figure 53.	Injected simultaneous mode on 4 channels: triple ADC mode	407
Figure 54.	Regular simultaneous mode on 16 channels: dual ADC mode	408
Figure 55.	Regular simultaneous mode on 16 channels: triple ADC mode	408
Figure 56.	Interleaved mode on 1 channel in continuous conversion mode: dual ADC mode	409
Figure 57.	Interleaved mode on 1 channel in continuous conversion mode: triple ADC mode	410
Figure 58.	Alternate trigger: injected group of each ADC	411
Figure 59.	Alternate trigger: 4 injected channels (each ADC) in discontinuous mode	412
Figure 60.	Alternate trigger: injected group of each ADC	412
Figure 61.	Alternate + regular simultaneous	413
Figure 62.	Case of trigger occurring during injected conversion	414
Figure 63.	Temperature sensor and VREFINT channel block diagram	415
Figure 64.	DAC channel block diagram	436
Figure 65.	Data registers in single DAC channel mode	438
Figure 66.	Data registers in dual DAC channel mode	438
Figure 67.	Timing diagram for conversion with trigger disabled TEN = 0	439
Figure 68.	DAC LFSR register calculation algorithm	441
Figure 69.	DAC conversion (SW trigger enabled) with LFSR wave generation	441
Figure 70.	DAC triangle wave generation	442
Figure 71.	DAC conversion (SW trigger enabled) with triangle wave generation	442
Figure 72.	DCMI block diagram	458
Figure 73.	Top-level block diagram	459
Figure 74.	DCMI signal waveforms	460
Figure 75.	Timing diagram	462
Figure 76.	Frame capture waveforms in Snapshot mode	464
Figure 77.	Frame capture waveforms in continuous grab mode	465
Figure 78.	Coordinates and size of the window after cropping	466
Figure 79.	Data capture waveforms	466
Figure 80.	Pixel raster scan order	467
Figure 81.	LTDC block diagram	481
Figure 82.	LCD-TFT Synchronous timings	484
Figure 83.	Layer window programmable parameters	487
Figure 84.	Blending two layers with background	490
Figure 85.	Interrupt events	491
Figure 86.	Advanced-control timer block diagram	516
Figure 87.	Counter timing diagram with prescaler division change from 1 to 2	518
Figure 88.	Counter timing diagram with prescaler division change from 1 to 4	518
Figure 89.	Counter timing diagram, internal clock divided by 1	519
Figure 90.	Counter timing diagram, internal clock divided by 2	520
Figure 91.	Counter timing diagram, internal clock divided by 4	520
Figure 92.	Counter timing diagram, internal clock divided by N	520
Figure 93.	Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)	521
Figure 94.	Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)	521
Figure 95.	Counter timing diagram, internal clock divided by 1	523
Figure 96.	Counter timing diagram, internal clock divided by 2	523

Figure 97.	Counter timing diagram, internal clock divided by 4	524
Figure 98.	Counter timing diagram, internal clock divided by N	524
Figure 99.	Counter timing diagram, update event when repetition counter is not used	525
Figure 100.	Counter timing diagram, internal clock divided by 1, TIMx_ARR=0x6	526
Figure 101.	Counter timing diagram, internal clock divided by 2	526
Figure 102.	Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36	527
Figure 103.	Counter timing diagram, internal clock divided by N	527
Figure 104.	Counter timing diagram, update event with ARPE=1 (counter underflow)	528
Figure 105.	Counter timing diagram, Update event with ARPE=1 (counter overflow)	528
Figure 106.	Update rate examples depending on mode and TIMx_RCR register settings	530
Figure 107.	Control circuit in normal mode, internal clock divided by 1	531
Figure 108.	TI2 external clock connection example	532
Figure 109.	Control circuit in external clock mode 1	533
Figure 110.	External trigger input block	533
Figure 111.	Control circuit in external clock mode 2	534
Figure 112.	Capture/compare channel (example: channel 1 input stage)	535
Figure 113.	Capture/compare channel 1 main circuit	535
Figure 114.	Output stage of capture/compare channel (channel 1 to 3)	536
Figure 115.	Output stage of capture/compare channel (channel 4)	536
Figure 116.	PWM input mode timing	538
Figure 117.	Output compare mode, toggle on OC1	540
Figure 118.	Edge-aligned PWM waveforms (ARR=8)	541
Figure 119.	Center-aligned PWM waveforms (ARR=8)	542
Figure 120.	Complementary output with dead-time insertion	544
Figure 121.	Dead-time waveforms with delay greater than the negative pulse	544
Figure 122.	Dead-time waveforms with delay greater than the positive pulse	544
Figure 123.	Output behavior in response to a break	547
Figure 124.	Clearing TIMx_OCxREF	548
Figure 125.	6-step generation, COM example (OSSR=1)	549
Figure 126.	Example of one pulse mode	550
Figure 127.	Example of counter operation in encoder interface mode	553
Figure 128.	Example of encoder interface mode with TI1FP1 polarity inverted	553
Figure 129.	Example of Hall sensor interface	555
Figure 130.	Control circuit in reset mode	556
Figure 131.	Control circuit in gated mode	557
Figure 132.	Control circuit in trigger mode	558
Figure 133.	Control circuit in external clock mode 2 + trigger mode	559
Figure 134.	General-purpose timer block diagram	587
Figure 135.	Counter timing diagram with prescaler division change from 1 to 2	589
Figure 136.	Counter timing diagram with prescaler division change from 1 to 4	589
Figure 137.	Counter timing diagram, internal clock divided by 1	590
Figure 138.	Counter timing diagram, internal clock divided by 2	590
Figure 139.	Counter timing diagram, internal clock divided by 4	591
Figure 140.	Counter timing diagram, internal clock divided by N	591
Figure 141.	Counter timing diagram, Update event when ARPE=0 (TIMx_ARR not preloaded)	592
Figure 142.	Counter timing diagram, Update event when ARPE=1 (TIMx_ARR preloaded)	592
Figure 143.	Counter timing diagram, internal clock divided by 1	593
Figure 144.	Counter timing diagram, internal clock divided by 2	594
Figure 145.	Counter timing diagram, internal clock divided by 4	594
Figure 146.	Counter timing diagram, internal clock divided by N	594
Figure 147.	Counter timing diagram, Update event	595
Figure 148.	Counter timing diagram, internal clock divided by 1, TIMx_ARR=0x6	596

Figure 149. Counter timing diagram, internal clock divided by 2	596
Figure 150. Counter timing diagram, internal clock divided by 4, TIMx_ARR=0x36	597
Figure 151. Counter timing diagram, internal clock divided by N	597
Figure 152. Counter timing diagram, Update event with ARPE=1 (counter underflow)	598
Figure 153. Counter timing diagram, Update event with ARPE=1 (counter overflow)	598
Figure 154. Control circuit in normal mode, internal clock divided by 1	599
Figure 155. TI2 external clock connection example	600
Figure 156. Control circuit in external clock mode 1	601
Figure 157. External trigger input block	601
Figure 158. Control circuit in external clock mode 2	602
Figure 159. Capture/compare channel (example: channel 1 input stage)	602
Figure 160. Capture/compare channel 1 main circuit	603
Figure 161. Output stage of capture/compare channel (channel 1)	603
Figure 162. PWM input mode timing	605
Figure 163. Output compare mode, toggle on OC1	607
Figure 164. Edge-aligned PWM waveforms (ARR=8)	608
Figure 165. Center-aligned PWM waveforms (ARR=8)	609
Figure 166. Example of one-pulse mode	610
Figure 167. Clearing TIMx_OCxREF	612
Figure 168. Example of counter operation in encoder interface mode	614
Figure 169. Example of encoder interface mode with TI1FP1 polarity inverted	614
Figure 170. Control circuit in reset mode	615
Figure 171. Control circuit in gated mode	616
Figure 172. Control circuit in trigger mode	617
Figure 173. Control circuit in external clock mode 2 + trigger mode	618
Figure 174. Master/Slave timer example	618
Figure 175. Gating timer 2 with OC1REF of timer 1	619
Figure 176. Gating timer 2 with Enable of timer 1	620
Figure 177. Triggering timer 2 with update of timer 1	621
Figure 178. Triggering timer 2 with Enable of timer 1	622
Figure 179. Triggering timer 1 and 2 with timer 1 TI1 input	623
Figure 180. General-purpose timer block diagram (TIM9 and TIM12)	647
Figure 181. General-purpose timer block diagram (TIM10/11/13/14)	648
Figure 182. Counter timing diagram with prescaler division change from 1 to 2	650
Figure 183. Counter timing diagram with prescaler division change from 1 to 4	650
Figure 184. Counter timing diagram, internal clock divided by 1	651
Figure 185. Counter timing diagram, internal clock divided by 2	652
Figure 186. Counter timing diagram, internal clock divided by 4	652
Figure 187. Counter timing diagram, internal clock divided by N	652
Figure 188. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)	653
Figure 189. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)	653
Figure 190. Control circuit in normal mode, internal clock divided by 1	654
Figure 191. TI2 external clock connection example	655
Figure 192. Control circuit in external clock mode 1	655
Figure 193. Capture/compare channel (example: channel 1 input stage)	656
Figure 194. Capture/compare channel 1 main circuit	657
Figure 195. Output stage of capture/compare channel (channel 1)	657
Figure 196. PWM input mode timing	659
Figure 197. Output compare mode, toggle on OC1	661
Figure 198. Edge-aligned PWM waveforms (ARR=8)	662
Figure 199. Example of one pulse mode	663
Figure 200. Control circuit in reset mode	665

Figure 201. Control circuit in gated mode	666
Figure 202. Control circuit in trigger mode	666
Figure 203. Basic timer block diagram	692
Figure 204. Counter timing diagram with prescaler division change from 1 to 2	694
Figure 205. Counter timing diagram with prescaler division change from 1 to 4	694
Figure 206. Counter timing diagram, internal clock divided by 1	695
Figure 207. Counter timing diagram, internal clock divided by 2	696
Figure 208. Counter timing diagram, internal clock divided by 4	696
Figure 209. Counter timing diagram, internal clock divided by N	696
Figure 210. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not preloaded)	697
Figure 211. Counter timing diagram, update event when ARPE=1 (TIMx_ARR preloaded)	697
Figure 212. Control circuit in normal mode, internal clock divided by 1	698
Figure 213. Independent watchdog block diagram	705
Figure 214. Watchdog block diagram	710
Figure 215. Window watchdog timing diagram	711
Figure 216. Block diagram (STM32F415/417xx)	718
Figure 217. Block diagram (STM32F43xxx)	719
Figure 218. DES/TDES-ECB mode encryption	721
Figure 219. DES/TDES-ECB mode decryption	721
Figure 220. DES/TDES-CBC mode encryption	723
Figure 221. DES/TDES-CBC mode decryption	724
Figure 222. AES-ECB mode encryption	725
Figure 223. AES-ECB mode decryption	726
Figure 224. AES-CBC mode encryption	727
Figure 225. AES-CBC mode decryption	728
Figure 226. AES-CTR mode encryption	729
Figure 227. AES-CTR mode decryption	730
Figure 228. Initial counter block structure for the Counter mode	730
Figure 229. 64-bit block construction according to DATATYPE	737
Figure 230. Initialization vectors use in the TDES-CBC encryption	739
Figure 231. CRYPT interrupt mapping diagram	744
Figure 232. Block diagram	763
Figure 233. Block diagram for STM32F415/417xx	769
Figure 234. Block diagram for STM32F43xxx	770
Figure 235. Bit, byte and half-word swapping	772
Figure 236. HASH interrupt mapping diagram	778
Figure 237. RTC block diagram	796
Figure 238. I2C bus protocol	837
Figure 239. I2C block diagram for STM32F40x/41x	838
Figure 240. I2C block diagram for STM32F42x/43x	839
Figure 241. Transfer sequence diagram for target transmitter	840
Figure 242. Transfer sequence diagram for target receiver	841
Figure 243. Transfer sequence diagram for controller transmitter	844
Figure 244. Transfer sequence diagram for controller receiver	845
Figure 245. I2C interrupt mapping diagram	854
Figure 246. SPI block diagram	871
Figure 247. Single master/single slave application	872
Figure 248. Data clock timing diagram	874
Figure 249. TI mode - Slave mode, single transfer	876
Figure 250. TI mode - Slave mode, continuous transfer	877

Figure 251. TI mode - master mode, single transfer	878
Figure 252. TI mode - master mode, continuous transfer	879
Figure 253. TXE/RXNE/BSY behavior in Master / full-duplex mode (BIDIMODE=0 and RXONLY=0) in case of continuous transfers	882
Figure 254. TXE/RXNE/BSY behavior in Slave / full-duplex mode (BIDIMODE=0, RXONLY=0) in case of continuous transfers	883
Figure 255. TXE/BSY behavior in Master transmit-only mode (BIDIMODE=0 and RXONLY=0) in case of continuous transfers	884
Figure 256. TXE/BSY in Slave transmit-only mode (BIDIMODE=0 and RXONLY=0) in case of continuous transfers	884
Figure 257. RXNE behavior in receive-only mode (BIDIRMODE=0 and RXONLY=1) in case of continuous transfers	885
Figure 258. TXE/BSY behavior when transmitting (BIDIRMODE=0 and RXONLY=0) in case of discontinuous transfers	886
Figure 259. Transmission using DMA	890
Figure 260. Reception using DMA	891
Figure 261. TI mode frame format error detection	893
Figure 262. I ² S block diagram	894
Figure 263. I2S full duplex block diagram	895
Figure 264. I ² S Philips protocol waveforms (16/32-bit full accuracy, CPOL = 0)	897
Figure 265. I ² S Philips standard waveforms (24-bit frame with CPOL = 0)	897
Figure 266. Transmitting 0x8EAA33	897
Figure 267. Receiving 0x8EAA33	898
Figure 268. I ² S Philips standard (16-bit extended to 32-bit packet frame with CPOL = 0)	898
Figure 269. Example	898
Figure 270. MSB justified 16-bit or 32-bit full-accuracy length with CPOL = 0	899
Figure 271. MSB justified 24-bit frame length with CPOL = 0	899
Figure 272. MSB justified 16-bit extended to 32-bit packet frame with CPOL = 0	899
Figure 273. LSB justified 16-bit or 32-bit full-accuracy with CPOL = 0	900
Figure 274. LSB justified 24-bit frame length with CPOL = 0	900
Figure 275. Operations required to transmit 0x3478AE	900
Figure 276. Operations required to receive 0x3478AE	901
Figure 277. LSB justified 16-bit extended to 32-bit packet frame with CPOL = 0	901
Figure 278. Example of LSB justified 16-bit extended to 32-bit packet frame	901
Figure 279. PCM standard waveforms (16-bit)	902
Figure 280. PCM standard waveforms (16-bit extended to 32-bit packet frame)	902
Figure 281. Audio sampling frequency definition	903
Figure 282. I ² S clock generator architecture	903
Figure 283. Functional block diagram	923
Figure 284. Audio frame	925
Figure 285. FS role is start of frame + channel side identification (FSDEF = TRIS = 1)	927
Figure 286. FS role is start of frame (FSDEF = 0)	928
Figure 287. Slot size configuration with FBOFF = 0 in SAI_xSLOTR	929
Figure 288. First bit offset	929
Figure 289. Audio block clock generator overview	930
Figure 290. AC'97 audio frame	934
Figure 291. Data companding hardware in an audio block in the SAI	936
Figure 292. Tristate strategy on SD output line on an inactive slot	938
Figure 293. Tristate on output data line in a protocol like I2S	939
Figure 294. Overrun detection error	940
Figure 295. FIFO underrun event	941
Figure 296. USART block diagram	963

Figure 297. Word length programming	964
Figure 298. Configurable stop bits	966
Figure 299. TC/TXE behavior when transmitting	967
Figure 300. Start bit detection when oversampling by 16 or 8	968
Figure 301. Data sampling when oversampling by 16	971
Figure 302. Data sampling when oversampling by 8	972
Figure 303. Mute mode using Idle line detection	985
Figure 304. Mute mode using address mark detection	985
Figure 305. Break detection in LIN mode (11-bit break length - LBDL bit is set)	988
Figure 306. Break detection in LIN mode vs. Framing error detection	989
Figure 307. USART example of synchronous transmission	990
Figure 308. USART data clock timing diagram (M=0)	990
Figure 309. USART data clock timing diagram (M=1)	991
Figure 310. RX data setup/hold time	991
Figure 311. ISO 7816-3 asynchronous protocol	992
Figure 312. Parity error detection using the 1.5 stop bits	993
Figure 313. IrDA SIR ENDEC- block diagram	995
Figure 314. IrDA data modulation (3/16) -Normal mode	995
Figure 315. Transmission using DMA	997
Figure 316. Reception using DMA	998
Figure 317. Hardware flow control between 2 USARTs	998
Figure 318. RTS flow control	999
Figure 319. CTS flow control	1000
Figure 320. USART interrupt mapping diagram	1001
Figure 321. SDIO “no response” and “no data” operations	1015
Figure 322. SDIO (multiple) block read operation	1015
Figure 323. SDIO (multiple) block write operation	1016
Figure 324. SDIO sequential read operation	1016
Figure 325. SDIO sequential write operation	1016
Figure 326. SDIO block diagram	1017
Figure 327. SDIO adapter	1018
Figure 328. Control unit	1019
Figure 329. SDIO adapter command path	1020
Figure 330. Command path state machine (CPSM)	1021
Figure 331. SDIO command transfer	1022
Figure 332. Data path	1024
Figure 333. Data path state machine (DPSM)	1025
Figure 334. CAN network topology	1070
Figure 335. Dual CAN block diagram	1072
Figure 336. bxCAN operating modes	1074
Figure 337. bxCAN in silent mode	1075
Figure 338. bxCAN in loop back mode	1075
Figure 339. bxCAN in combined mode	1076
Figure 340. Transmit mailbox states	1078
Figure 341. Receive FIFO states	1079
Figure 342. Filter bank scale configuration - register organization	1081
Figure 343. Example of filter numbering	1082
Figure 344. Filtering mechanism - Example	1083
Figure 345. CAN error state diagram	1085
Figure 346. Bit timing	1087
Figure 347. CAN frames	1088
Figure 348. Event flags and interrupt generation	1089

Figure 349. RX and TX mailboxes	1100
Figure 350. ETH block diagram	1117
Figure 351. SMI interface signals	1118
Figure 352. MDIO timing and frame structure - Write cycle	1119
Figure 353. MDIO timing and frame structure - Read cycle	1120
Figure 354. Media independent interface signals	1120
Figure 355. MII clock sources	1122
Figure 356. Reduced media-independent interface signals	1123
Figure 357. RMII clock sources	1123
Figure 358. Clock scheme	1124
Figure 359. Address field format	1126
Figure 360. MAC frame format	1127
Figure 361. Tagged MAC frame format	1128
Figure 362. Transmission bit order	1134
Figure 363. Transmission with no collision	1134
Figure 364. Transmission with collision	1135
Figure 365. Frame transmission in MMI and RMII modes	1135
Figure 366. Receive bit order	1139
Figure 367. Reception with no error	1140
Figure 368. Reception with errors	1140
Figure 369. Reception with false carrier indication	1140
Figure 370. MAC core interrupt masking scheme	1141
Figure 371. Wake-up frame filter register	1145
Figure 372. Networked time synchronization	1148
Figure 373. System time update using the Fine correction method	1151
Figure 374. PTP trigger output to TIM2 ITR1 connection	1153
Figure 375. PPS output	1154
Figure 376. Descriptor ring and chain structure	1155
Figure 377. TxDMA operation in Default mode	1159
Figure 378. TxDMA operation in OSF mode	1161
Figure 379. Normal transmit descriptor	1162
Figure 380. Enhanced transmit descriptor	1168
Figure 381. Receive DMA operation	1170
Figure 382. Normal Rx DMA descriptor structure	1172
Figure 383. Enhanced receive descriptor field format with IEEE1588 time stamp enabled	1177
Figure 384. Interrupt scheme	1180
Figure 385. Ethernet MAC remote wake-up frame filter register (ETH_MACRWUFFR)	1190
Figure 386. OTG full-speed block diagram	1231
Figure 387. OTG A-B device connection	1233
Figure 388. USB peripheral-only connection	1235
Figure 389. USB host-only connection	1239
Figure 390. SOF connectivity	1243
Figure 391. Updating OTG_FS_HFIR dynamically	1246
Figure 392. Device-mode FIFO address mapping and AHB FIFO access mapping	1247
Figure 393. Host-mode FIFO address mapping and AHB FIFO access mapping	1248
Figure 394. Interrupt hierarchy	1252
Figure 395. CSR memory map	1254
Figure 396. Transmit FIFO write task	1326
Figure 397. Receive FIFO read task	1327
Figure 398. Normal bulk/control OUT/SETUP and bulk/control IN transactions	1328
Figure 399. Bulk/control IN transactions	1331
Figure 400. Normal interrupt OUT/IN transactions	1333

Figure 401. Normal isochronous OUT/IN transactions	1338
Figure 402. Receive FIFO packet read	1344
Figure 403. Processing a SETUP packet	1346
Figure 404. Bulk OUT transaction	1353
Figure 405. TRDT max timing case	1362
Figure 406. A-device SRP	1363
Figure 407. B-device SRP	1364
Figure 408. A-device HNP	1365
Figure 409. B-device HNP	1367
Figure 410. USB OTG interface block diagram	1372
Figure 411. USB host-only connection	1379
Figure 412. SOF trigger output to TIM2 ITR1 connection	1384
Figure 413. Updating OTG_HS_HFIR dynamically	1386
Figure 414. Interrupt hierarchy	1389
Figure 415. CSR memory map	1391
Figure 416. Transmit FIFO write task	1480
Figure 417. Receive FIFO read task	1481
Figure 418. Normal bulk/control OUT/SETUP and bulk/control IN transactions - DMA mode	1482
Figure 419. Normal bulk/control OUT/SETUP and bulk/control IN transactions - Slave mode	1483
Figure 420. Bulk/control IN transactions - DMA mode	1486
Figure 421. Bulk/control IN transactions - Slave mode	1487
Figure 422. Normal interrupt OUT/IN transactions - DMA mode	1489
Figure 423. Normal interrupt OUT/IN transactions - Slave mode	1490
Figure 424. Normal isochronous OUT/IN transactions - DMA mode	1495
Figure 425. Normal isochronous OUT/IN transactions - Slave mode	1496
Figure 426. Receive FIFO packet read in slave mode	1507
Figure 427. Processing a SETUP packet	1509
Figure 428. Slave mode bulk OUT transaction	1516
Figure 429. TRDT max timing case	1525
Figure 430. A-device SRP	1526
Figure 431. B-device SRP	1527
Figure 432. A-device HNP	1528
Figure 433. B-device HNP	1530
Figure 434. FSMC block diagram	1533
Figure 435. FSMC memory banks	1535
Figure 436. Mode1 read accesses	1542
Figure 437. Mode1 write accesses	1543
Figure 438. ModeA read accesses	1544
Figure 439. ModeA write accesses	1545
Figure 440. Mode2 and mode B read accesses	1547
Figure 441. Mode2 write accesses	1547
Figure 442. Mode B write accesses	1548
Figure 443. Mode C read accesses	1550
Figure 444. Mode C write accesses	1550
Figure 445. Mode D read accesses	1552
Figure 446. Mode D write accesses	1553
Figure 447. Multiplexed read accesses	1555
Figure 448. Multiplexed write accesses	1555
Figure 449. Asynchronous wait during a read access	1558
Figure 450. Asynchronous wait during a write access	1558

Figure 451. Wait configurations	1560
Figure 452. Synchronous multiplexed read mode - NOR, PSRAM (CRAM)	1561
Figure 453. Synchronous multiplexed write mode - PSRAM (CRAM)	1563
Figure 454. NAND/PC Card controller timing for common memory access	1576
Figure 455. Access to non 'CE don't care' NAND-Flash	1577
Figure 456. FMC block diagram	1592
Figure 457. FMC memory banks	1595
Figure 458. Mode1 read access waveforms	1606
Figure 459. Mode1 write access waveforms	1606
Figure 460. ModeA read access waveforms	1608
Figure 461. ModeA write access waveforms	1609
Figure 462. Mode2 and mode B read access waveforms	1611
Figure 463. Mode2 write access waveforms	1611
Figure 464. ModeB write access waveforms	1612
Figure 465. ModeC read access waveforms	1614
Figure 466. ModeC write access waveforms	1614
Figure 467. ModeD read access waveforms	1616
Figure 468. ModeD write access waveforms	1617
Figure 469. Muxed read access waveforms	1619
Figure 470. Muxed write access waveforms	1619
Figure 471. Asynchronous wait during a read access waveforms	1621
Figure 472. Asynchronous wait during a write access waveforms	1622
Figure 473. Wait configuration waveforms	1624
Figure 474. Synchronous multiplexed read mode waveforms - NOR, PSRAM (CRAM)	1624
Figure 475. Synchronous multiplexed write mode waveforms - PSRAM (CRAM)	1626
Figure 476. NAND Flash/PC Card controller waveforms for common memory access	1639
Figure 477. Access to non 'CE don't care' NAND-Flash	1640
Figure 478. Burst write SDRAM access waveforms	1653
Figure 479. Burst read SDRAM access	1654
Figure 480. Logic diagram of Read access with RBURST bit set (CAS=2, RPIPE=0)	1655
Figure 481. Read access crossing row boundary	1657
Figure 482. Write access crossing row boundary	1657
Figure 483. Self-refresh mode	1660
Figure 484. Power-down mode	1661
Figure 485. Block diagram of STM32 MCU and Cortex [®] -M4 with FPU-level debug support	1671
Figure 486. SWJ debug port	1673
Figure 487. JTAG TAP connections	1676
Figure 488. TPIU block diagram	1694