

Lecture Summary – Module 3-A

Sequential Logic Circuits

Learning Outcome: *an ability to analyze and design sequential logic circuits*

Learning Objectives:

- 3-1. describe the difference between a combinational logic circuit and a sequential logic circuit
- 3-2. describe the difference between a feedback sequential circuit and a clocked synchronous state machine
- 3-3. define the state of a sequential circuit
- 3-4. define active high and active low as it pertains to clocking signals
- 3-5. define clock frequency and duty cycle
- 3-6. describe the operation of a bi-stable and analyze its behavior
- 3-7. define metastability and illustrate how the existence of a metastable equilibrium point can lead to a random next state
- 3-8. write present state – next state (PS-NS) equations that describes the behavior of a sequential circuit
- 3-9. draw a state transition diagram that depicts the behavior of a sequential circuit
- 3-10. construct a timing chart that depicts the behavior of a sequential circuit
- 3-11. draw a circuit for a set-reset (“S-R”) latch and analyze its behavior
- 3-12. discuss what is meant by “transparent” (or “data following”) in reference to the response of a latch
- 3-13. draw a circuit for an edge-triggered data (“D”) flip-flop and analyze its behavior
- 3-14. compare the response of a latch and a flip-flop to the same set of stimuli
- 3-15. define setup and hold time and determine their nominal values from a timing chart
- 3-16. determine the frequency and duty cycle of a clocking signal
- 3-17. identify latch and flip-flop propagation delay paths and determine their values from a timing chart
- 3-18. describe the operation of a toggle (“T”) flip-flop and analyze its behavior
- 3-19. derive a characteristic equation for any type of latch or flip-flop
- 3-20. identify the key elements of a clocked synchronous state machine: next state logic, state memory (flip-flops), and output logic
- 3-21. differentiate between Mealy and Moore model state machines, and draw a block diagram of each
- 3-22. analyze a clocked synchronous state machine realized as either a Mealy or Moore model
- 3-23. outline the steps required for state machine synthesis
- 3-24. derive an excitation table for any type of flip-flop
- 3-25. discuss reasons why formal state-minimization procedures are seldom used by experienced digital designers
- 3-26. describe three ways that state machines can be specified in ABEL: using a clocked truth table, using clocked assignment operators, or using a state diagram approach
- 3-27. list the ABEL attribute suffixes that pertain to sequential circuits
- 3-28. draw a circuit for an oscillator and calculate its frequency of operation
- 3-29. draw a circuit for a bounce-free switch based on an S-R latch and analyze its behavior
- 3-30. design a clocked synchronous state machine and verify its operation
- 3-31. define minimum risk and minimum cost state machine design strategies, and discuss the tradeoffs between the two approaches
- 3-32. compare state assignment strategy and state machine model choice (Mealy vs. Moore) with respect to PLD resources (P-terms and macrocells) required for realization
- 3-33. compare and contrast the operation of binary and shift register counters
- 3-34. derive the next state equations for binary “up” and “down” counters
- 3-35. describe the feedback necessary to make ring and Johnson counters self-correcting
- 3-36. compare and contrast state decoding for binary and shift register counters
- 3-37. describe why “glitches” occur in some state decoding strategies and discuss how to eliminate them
- 3-38. identify states utilized by a sequence recognizer: accepting sequence, final, and trap
- 3-39. determine the embedded binary sequence detected by a sequence recognizer


Lecture Summary – Module 3-A

Bistable Elements

Reference: *Digital Design Principles and Practices* (4th Ed.), pp. 521-526



- overview

- combinational vs. sequential circuits
- state of sequential circuit
- finite state machine
- clock signal
 - assertion level
 - period / frequency
 - duty cycle
- types of sequential circuits
 - feedback
 - clocked synchronous



- bistable elements

- “simplest” sequential circuit
- no inputs (no way of controlling/changing state)
- randomly powers up into one state or the other
- digital analysis: two stable states
- single state variable (Q)
- analog analysis: additional quasi-stable state (metastable)



Transfer functions (“inverter”):

$$V_{out1} = T(V_{in1})$$

$$V_{out2} = T(V_{in2})$$

Equilibrium points:

$$V_{in1} = V_{out2}$$

$$V_{in2} = V_{out1}$$

Random noise drives circuit to stable operating point

- metastable behavior


- comparable to dropping ball onto smooth hill
- speed with which ball rolls to one side or the other depends on location it “hits”
- important: if “simplest” sequential circuit is susceptible to metastable behavior, then clearly ALL sequential circuits are(!)

Lecture Summary – Module 3-B

The Set-Reset (S-R) Latch

Reference: *Digital Design Principles and Practices* (4th Ed.), pp. 526-532

- latches and flip-flops
 - flip-flop changes state based on *clocking signal*
 - latch changes its output any time it is *enabled*
- set-reset (S-R) latch
 - change bistable into latch by “adding an input” to each inverter (NOR gate)
 - two inputs
 - asserting S “sets” the latch state (Q output) to 1
 - asserting R “resets” the latch state to 0
 - if both S and R are negated, circuit behaves like bistable (retains its state)
 - if both S and R are asserted and then negated simultaneously, random next state
- exercise: construct a timing chart for the NOR-implemented S-R latch
 - assume each gate has delay τ
 - write the next state equations for Q and QN





$$Q(t+\tau) =$$


$$QN(t+\tau) =$$

- create a present state – next state (PS-NS) table and state transition diagram (STD)



Present State		Present Input		Next State	
Q(t)	QN(t)	S(t)	R(t)	Q(t+ τ)	QN(T+ τ)
0	0	0	0		
0	0	0	1		
0	0	1	0		
0	0	1	1		
0	1	0	0		
0	1	0	1		
0	1	1	0		
0	1	1	1		
1	0	0	0		
1	0	0	1		
1	0	1	0		
1	0	1	1		
1	1	0	0		
1	1	0	1		
1	1	1	0		
1	1	1	1		




- exercise, continued...
 - construct a timing chart based on the initial conditions and given inputs



- exercise: investigate response to the “1-1” input combination



- exercise: investigate response to a “glitch”




Present State		Present Input		Next State	
Q(t)	QN(t)	S(t)	R(t)	Q(t+τ)	QN(t+τ)
0	0	0	0	1	1
0	0	0	1	0	1
0	0	1	0	1	0
0	0	1	1	0	0
0	1	0	0	0	1
0	1	0	1	0	1
0	1	1	0	0	0
0	1	1	1	0	0
1	0	0	0	1	0
1	0	0	1	0	0
1	0	1	0	1	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	0	0
1	1	1	1	0	0

- propagation delay – time for an output to respond to an input transition
 - need to specify “path”
 - example: $t_{pLH(S \rightarrow Q)}$ is the rise propagation delay of the Q output in response to assertion of the S input
 - note that rise and fall propagation delays are typically *different*
- minimum pulse width requirement (see “glitch” timing chart)



- **variations**

- **NAND-implemented S'-R' latch**
- **NAND-implemented S-R latch with ENABLE ("C")**



- **transparent D ("data") latch**

- just an S-R latch with an inverter between the S and R inputs
- basic "memory bit"
- called "transparent" (or "data following") because that what it is (does) when "open"
- retains value when enable is negated (latch "closed")
- propagation delay parameters
- setup and hold times (what happens if either is violated)





Lecture Summary – Module 3-C

Data (D) and Toggle (T) Flip-Flops


Reference: *Digital Design Principles and Practices* (4th Ed.), pp. 532-535, 541-542

- **edge-triggered D flip-flop**

- changes state (“triggers”) on clock edge
- can be positive (rising) edge triggered or negative (falling) edge triggered
- created using two latches cascaded together, that open on opposite clock phases
 - input latch “master”
 - output latch (“slave”)
- triangle = dynamic input indicator (clock)
- characteristic equation: $Q^* = D$
- propagation delay parameters
- setup and hold times




- **negative edge-triggered D flip-flop**




(b)


D	CLK_L	Q	QN
0		0	1
1		1	0
x	0	last Q	last QN
x	1	last Q	last QN





- **edge-triggered D flip-flop with enable**



D	EN	CLK	Q	QN
0	1		0	1
1	1		1	0
x	0		last Q	last QN
x	x	0	last Q	last QN
x	x	1	last Q	last QN




- edge-triggered T (“toggle”) flip-flop
 - toggles state ($Q^* = Q'$) if T input is 1
 - stays in same state ($Q^* = Q$) if T input is 0
 - characteristic equation: $Q^* = T \oplus Q$ (can synthesize using D flip-flop as “building block”)





- flip-flop timing parameters

- clock pulse width
- clock period
- clock duty cycle
- nominal setup time
- nominal hold time
- $t_{PLH}(C \rightarrow Q) = t_{PLH}(C \rightarrow Q_L)$
- $t_{PHL}(C \rightarrow Q) = t_{PHL}(C \rightarrow Q_L)$



- response of latch vs. flip-flop




Lecture Summary – Module 3-D


Clocked Synchronous State Machine Structure and Analysis

Reference: *Digital Design Principles and Practices* (4th Ed.), pp. 540-553

- **introduction**
 - state machine (sequential circuit)
 - clocked
 - synchronous (all flip flops share common clocking signal)
- **state machine basic blocks**
 - next state (“excitation”) logic
 - state memory (flip flops)
 - output logic
- **state machine models**
 - Moore



- Mealy






Copyright © 2000 by Prentice Hall, Inc.
Digital Design Principles and Practices, 3/e

- can map a given state machine into either model
 - **important:** *how model chosen satisfies the design requirements*
- **state machine analysis**
 - determine next state and output functions
 - construct a present state – next state / output table
 - draw state transition diagram

- draw a timing diagram




- example: Mealy machine analysis

PS	PI	NS	Output
Q1 Q0	EN	Q1* Q0*	MAX
0 0	0	0 0	0
0 0	1	0 1	0
0 1	0	0 1	0
0 1	1	1 0	0
1 0	0	1 0	0
1 0	1	1 1	0
1 1	0	1 1	0
1 1	1	0 0	1



- example: Moore machine analysis

PS	PI	NS	Output
Q1 Q0	EN	Q1* Q0*	MAXS
0 0	0	0 0	0
0 0	1	0 1	0
0 1	0	0 1	0
0 1	1	1 0	0
1 0	0	1 0	0
1 0	1	1 1	0
1 1	0	1 1	1
1 1	1	0 0	1



Lecture Summary – Module 3-E

Clocked Synchronous State Machine Synthesis

Reference: *Digital Design Principles and Practices* (4th Ed.), pp. 553-566, 612-625, 682-689

- **introduction – the creative process**
 - potentially imprecise description
 - choose among different ways of doing things
 - handle special cases
 - keep track of several ideas in your head
 - *not an algorithm*
 - circuit will perform exactly as designed
 - no guarantee it will work the first time
- **state machine design steps**
 - construct PS-NS/O table and/or STD
 - minimize “obvious” redundant states
 - assign state variable combinations
 - update PS-NS/O table and/or STD accordingly
 - (choose flip-flop type) – we will use D-type for most designs
 - (excitation table/equations – not needed for D-type flip flops = why?)
 - derive output equations
 - draw logic diagram or realize equations directly in a PLD (using edge-triggered D-type)
- **derivation of excitation table for an S-R latch**

S	R	Q	Q*
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	d
1	1	1	d


Q	Q*	S	R
0	0	0	d
0	1	1	0
1	0	0	1
1	1	d	0

- **derivation of excitation table for a T flip flop**


T	Q	Q*
0	0	0
0	1	1
1	0	1
1	1	0

Q	Q*	T
0	0	0
0	1	1
1	0	1
1	1	0

- three basic ways to specify state machines in ABEL
 - “clocked” truth table, using **:>** operator
 - as next state equations, using **:=** operator
 - as a state diagram, using **GOTO** and/or **IF-THEN-ELSE** clauses to specify the state transitions
- attribute suffixes allowed on right-hand side of an equation
 - internal flip flop output **.Q**
 - internal feedback path **.FB**
 - external signal at pin **.PIN**
- equations that can be written for macrocell functions
 - flip flop input **.D**
 - flip flop clock input **.CLK**
 - output pin tri-state buffer enable **.OE**
 - flip flop asynchronous (pre)set **.AP**
 - flip flop asynchronous reset **.AR**
- differences in macrocell architecture




GAL22V10 Output Logic Macrocell (“OLMC”)



Note: Flip-flops are used to create sequential circuits


All OLMC edge-triggered D flip-flops utilize common clock (CLK), asynchronous reset (AR), and asynchronous preset (SP) signals

GAL22V10 Output Logic Macrocell (“OLMC”)




2:1 multiplexer selects (routes) true/complemented I/O pin or true/complemented registered feedback to the P-term array


ispMACH 4000ZE Macrocell




ispMACH 4000ZE I/O Cell



- periodic clock generation circuits
 - typically based on crystal or R-C time constant
 - issues of interest
 - frequency
 - duty cycle
 - transition time (slew rate)
 - ringing (undershoot / overshoot)
 - stability (drift / jitter)
 - driving capability
 - skew (based on different physical path lengths)



For a 1 MHz oscillator, use $R1 = 22\text{ M}\Omega$, $R2 = 22\text{ K}\Omega$, $C1 = 20\text{ pF}$, and $C2 = 10\text{ pF}$



- ispMach 4000ZE internal oscillator setup/use

$$f \cong (2C(0.4R_{eq} + 0.7R_2))^{-1} \text{ where } R_{eq} = (R_1R_2)/(R_1+R_2)$$

```

MODULE OscTest
TITLE 'ispMACH 4256ZE Oscillator Setup'


LIBRARY 'lattice';

DECLARATIONS
" Use maximum possible internal divisor -> yields approx 4 Hz output frequency
XLAT_OSCTIMER(DYNOSCDIS, TIMERRES, OSCOUT, TIMEROUT, 1048576);
timdiv node istype 'reg_d,buffer';
osc_dis, osc_rst, osc_out, tmr_out node istype 'com';


EQUATIONS
osc_dis=0;
osc_rst=0;
I1 OSCTIMER(osc_dis, osc_rst, osc_out, tmr_out);

" Divide tmr_out frequency by 2 to get approx 2 Hz clocking freq at node timdiv
timdiv.clk = tmr_out;
timdiv := !timdiv;
END
  
```



- timing diagrams and specifications



- event clock generation circuits
 - examples of events
 - pushing button
 - sensor firing
 - problem: contact bounce



solution: “bounce-free” (or “bounce-less”) switch implemented using a S.P.D.T. (single pole, double throw pushbutton and an S’R’ latch



```

MODULE bf_switch
TITLE 'Bounce-free Switch in ABEL'

DECLARATIONS
" Inputs are active low
!NO pin; " normally open switch contact
!NC pin; " normally closed switch contact
" Bounce-free clock output
BFC pin istype 'reg'; " can be a node instead of a pin

EQUATIONS
BFC.D = 0;
BFC.CLK = 0;
BFC.AP = NO;
BFC.AR = NC;

END

```


Here, we are essentially using the D flip-flop as an S-R latch via its asynchronous preset (.AP) and asynchronous reset (.AR) inputs

Lecture Summary – Module 3-F

State Machine Design Examples: Sequence Generators

Reference: *Digital Design Principles and Practices* (4th Ed.), pp. 566-576

- a *sequence generator* state machine produces a (periodic) *series of output signal assertions* that constitute a *pre-defined pattern*
- two different design strategies
 - minimum cost (*don't cares* in next states are allowed)
 - minimum risk (unused states explicitly assigned a next state)
- character sequence display – displays AbC or CbS on a 7-segment display (Moore model)



```

MODULE tv_disp
TITLE 'Character Sequence Display'
DECLARATIONS
CLOCK pin;
M pin;      " mode control
Q1..Q0 pin istype 'reg';
" 7-segment display outputs (common anode, active low)
!LA,!LB,!LC,!LD,!LE,!LF,!LG pin istype 'com';



TRUTH_TABLE ([Q1, Q0] -> [LA, LB, LC, LD, LE, LF, LG])
    [ 0, 0 ] -> [ 1, 1, 1, 0, 1, 1, 0]; " A
    [ 0, 1 ] -> [ 0, 0, 1, 1, 1, 1, 1]; " b
    [ 1, 0 ] -> [ 1, 0, 0, 1, 1, 1, 0]; " C
    [ 1, 1 ] -> [ 1, 0, 1, 1, 0, 1, 1]; " S

TRUTH_TABLE ([Q1, Q0, M] :> [Q1, Q0])
    [ 0, 0, 0 ] :> [ 0, 1];
    [ 0, 0, 1 ] :> [ 1, 0];
    [ 0, 1, 0 ] :> [ 1, 0];
    [ 0, 1, 1 ] :> [ 1, 1];
    [ 1, 0, 0 ] :> [ 0, 0];
    [ 1, 0, 1 ] :> [ 0, 1];
    [ 1, 1, 0 ] :> [ 0, 0];
    [ 1, 1, 1 ] :> [ 1, 0];


EQUATIONS
[Q1..Q0].CLK = CLOCK;

END
  
```

- 4-mode light sequencer – Moore model



PS			PI		NS			PO		
Q2	Q1	Q0	M1	M0	Q2*	Q1*	Q0*	L2	L1	L0
0	0	0	0	0	0	0	1	0	0	0
			0	1	0	1	1			
			1	0	0	0	1			
			1	1	0	1	1			
0	0	1	0	0	0	1	0	1	0	0
			0	1	0	0	0			
			1	0	1	0	0			
			1	1	0	0	0			
0	1	0	0	0	0	1	1	0	1	0
			0	1	0	0	1			
			1	0	0	0	0			
			1	1	0	0	0			
0	1	1	0	0	0	0	0	0	0	1
			0	1	0	1	0			
			1	0	0	0	0			
			1	1	1	1	0			
1	0	0	0	0	0	0	0	1	1	0
			0	1	0	0	0			
			1	0	1	0	1			
			1	1	0	0	0			
1	0	1	0	0	0	0	0	1	1	1
			0	1	0	0	0			
			1	0	0	0	0			
			1	1	0	0	0			
1	1	0	0	0	0	0	0	0	1	1
			0	1	0	0	0			
			1	0	0	0	0			
			1	1	1	0	1			
1	1	1	0	0	0	0	0	0	0	0
			0	1	0	0	0			
			1	0	0	0	0			
			1	1	0	0	0			



```

MODULE moorelsa
TITLE 'Light Sequencer - Moore Model A'
DECLARATIONS
CLOCK pin;
M0, M1 pin;
Q2, Q1, Q0 pin istype 'reg';
L2, L1, L0 pin istype 'com';
truth_table ([Q2,Q1,Q0,M1,M0]->[Q2,Q1,Q0])
[ 0, 0, 0, 0, 0 ]->[ 0, 0, 1];
[ 0, 0, 0, 0, 1 ]->[ 0, 1, 1];
[ 0, 0, 0, 1, 0 ]->[ 0, 0, 1];
[ 0, 0, 0, 1, 1 ]->[ 0, 1, 1];
[ 0, 0, 1, 0, 0 ]->[ 0, 1, 0];
[ 0, 0, 1, 0, 1 ]->[ 0, 0, 0];
[ 0, 0, 1, 1, 0 ]->[ 1, 0, 0];
[ 0, 0, 1, 1, 1 ]->[ 0, 0, 0];
[ 0, 1, 0, 0, 0 ]->[ 0, 1, 1];
[ 0, 1, 0, 0, 1 ]->[ 0, 0, 1];
[ 0, 1, 0, 1, 0 ]->[ 0, 0, 0];
[ 0, 1, 0, 1, 1 ]->[ 0, 0, 0];
[ 0, 1, 1, 0, 0 ]->[ 0, 0, 0];
[ 0, 1, 1, 0, 1 ]->[ 0, 0, 0];
[ 0, 1, 1, 1, 0 ]->[ 0, 0, 0];
[ 0, 1, 1, 1, 1 ]->[ 1, 1, 0];
[ 1, 0, 0, 0, 0 ]->[ 0, 0, 0];
[ 1, 0, 0, 0, 1 ]->[ 1, 0, 1];
[ 1, 0, 0, 1, 0 ]->[ 0, 0, 0];
[ 1, 0, 0, 1, 1 ]->[ 0, 0, 0];
[ 1, 0, 1, 0, 0 ]->[ 0, 0, 0];
[ 1, 0, 1, 0, 1 ]->[ 0, 0, 0];
[ 1, 0, 1, 1, 0 ]->[ 0, 0, 0];
[ 1, 0, 1, 1, 1 ]->[ 0, 0, 0];
[ 1, 1, 0, 0, 0 ]->[ 0, 0, 0];
[ 1, 1, 0, 0, 1 ]->[ 0, 0, 0];
[ 1, 1, 0, 1, 0 ]->[ 0, 0, 0];
[ 1, 1, 0, 1, 1 ]->[ 0, 0, 0];
[ 1, 1, 1, 0, 0 ]->[ 0, 0, 0];
[ 1, 1, 1, 0, 1 ]->[ 0, 0, 0];
[ 1, 1, 1, 1, 0 ]->[ 0, 0, 0];
[ 1, 1, 1, 1, 1 ]->[ 0, 0, 0];


truth_table ([Q2,Q1,Q0]->[L2,L1,L0])
[ 0, 0, 0 ]->[ 0, 0, 0];
[ 0, 0, 1 ]->[ 1, 0, 0];
[ 0, 1, 0 ]->[ 0, 1, 0];
[ 0, 1, 1 ]->[ 0, 0, 1];
[ 1, 0, 0 ]->[ 1, 1, 0];
[ 1, 0, 1 ]->[ 1, 1, 1];
[ 1, 1, 0 ]->[ 0, 1, 1];
[ 1, 1, 1 ]->[ 0, 0, 0];

EQUATIONS
[Q2..Q0].CLK = CLOCK;
END

```

This realization uses 6 macrocells

- check alternate state/output assignments (where output functions are the state variables)



```

MODULE moorelsb
TITLE 'Light Sequencer - Moore Model B'
DECLARATIONS
CLOCK pin;
M0, M1 pin;
Q2, Q1, Q0 pin istype 'reg'; "(serve as L2, L1, L0)
truth_table ([Q2,Q1,Q0,M1,M0]:>[Q2,Q1,Q0])
    [ 0, 0, 0, 0, 0]:>[ 1, 0, 0];
    [ 0, 0, 0, 0, 1]:>[ 0, 0, 1];
    [ 0, 0, 0, 1, 0]:>[ 1, 0, 0];
    [ 0, 0, 0, 1, 1]:>[ 0, 0, 1];
    [ 0, 0, 1, 0, 0]:>[ 0, 0, 0];
    [ 0, 0, 1, 0, 1]:>[ 0, 1, 0];
    [ 0, 0, 1, 1, 0]:>[ 0, 0, 0];
    [ 0, 0, 1, 1, 1]:>[ 0, 1, 1];
    [ 0, 1, 0, 0, 0]:>[ 0, 0, 1];
    [ 0, 1, 0, 0, 1]:>[ 1, 0, 0];
    [ 0, 1, 0, 1, 0]:>[ 0, 0, 0];
    [ 0, 1, 0, 1, 1]:>[ 0, 0, 0];
    [ 0, 1, 1, 0, 0]:>[ 0, 0, 0];
    [ 0, 1, 1, 0, 1]:>[ 0, 0, 0];
    [ 0, 1, 1, 1, 0]:>[ 0, 0, 0];
    [ 0, 1, 1, 1, 1]:>[ 1, 1, 1];
    [ 1, 0, 0, 0, 0]:>[ 0, 1, 0];
    [ 1, 0, 0, 0, 1]:>[ 0, 0, 0];
    [ 1, 0, 0, 1, 0]:>[ 1, 1, 0];
    [ 1, 0, 0, 1, 1]:>[ 0, 0, 0];
    [ 1, 0, 1, 0, 0]:>[ 0, 0, 0];
    [ 1, 0, 1, 0, 1]:>[ 0, 0, 0];
    [ 1, 0, 1, 1, 0]:>[ 0, 0, 0];
    [ 1, 0, 1, 1, 1]:>[ 0, 0, 0];
    [ 1, 1, 0, 0, 0]:>[ 0, 0, 0];
    [ 1, 1, 0, 0, 1]:>[ 0, 0, 0];
    [ 1, 1, 0, 1, 0]:>[ 1, 1, 0];
    [ 1, 1, 0, 1, 1]:>[ 0, 0, 0];
    [ 1, 1, 1, 0, 0]:>[ 0, 0, 0];
    [ 1, 1, 1, 0, 1]:>[ 0, 0, 0];
    [ 1, 1, 1, 1, 0]:>[ 0, 0, 0];
    [ 1, 1, 1, 1, 1]:>[ 0, 0, 0];
EQUATIONS
[Q2..Q0].CLK = CLOCK;
END

```

```

MODULE moorelsa_sd
TITLE 'Light Sequencer Using State Diagram'
M1, M0 pin;
CLOCK pin;
Q2, Q1, Q0 pin istype 'reg';
QALL = [Q2,Q1,Q0];
A0 = [ 0, 0, 0];
A1 = [ 0, 0, 1];
A2 = [ 0, 1, 0];
A3 = [ 0, 1, 1];
A4 = [ 1, 0, 0];
A5 = [ 1, 0, 1];
A6 = [ 1, 1, 0];
A7 = [ 1, 1, 1];

```

STATE_DIAGRAM QALL

```

state A0:      if (M1==0)&(M0==0) then A4
               else if (M1==0)&(M0==1) then A1
               else if (M1==1)&(M0==0) then A4
               else if (M1==1)&(M0==1) then A1;

```

```

state A1:      if (M1==0)&(M0==0) then A0
               else if (M1==0)&(M0==1) then A2
               else if (M1==1)&(M0==0) then A0
               else if (M1==1)&(M0==1) then A3;

```

```

state A2:      if (M1==0)&(M0==0) then A1
               else if (M1==0)&(M0==1) then A4
               else if (M1==1)&(M0==0) then A0
               else if (M1==1)&(M0==1) then A0;

```

```

state A3:      if (M1==0)&(M0==0) then A0
               else if (M1==0)&(M0==1) then A0
               else if (M1==1)&(M0==0) then A0
               else if (M1==1)&(M0==1) then A7;

```

```

state A4:      if (M1==0)&(M0==0) then A2
               else if (M1==0)&(M0==1) then A0
               else if (M1==1)&(M0==0) then A6
               else if (M1==1)&(M0==1) then A0;

```

```

state A5: goto A0;

```

```

state A6:      if (M1==0)&(M0==0) then A0
               else if (M1==0)&(M0==1) then A0
               else if (M1==1)&(M0==0) then A7
               else if (M1==1)&(M0==1) then A0;

```

```

state A7:      if (M1==0)&(M0==0) then A0
               else if (M1==0)&(M0==1) then A0
               else if (M1==1)&(M0==0) then A0
               else if (M1==1)&(M0==1) then A0;

```


```

EQUATIONS
QALL.CLK = CLOCK;
END

```

Both realizations (clocked operator table and state diagram) use 3 macrocells

- Mealy model



PS Q1 Q0	PI M1 M0	NS Q1* Q0*	PO L2 L1 L0
0 0	0 0 0 1 1 0 1 1	0 1 1 1 0 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0
0 1	0 0 0 1 1 0 1 1	1 0 0 0 1 0 0 0	1 0 0 1 0 0 1 0 0 1 1 1
1 0	0 0 0 1 1 0 1 1	1 1 0 1 1 1 0 1	0 1 0 0 1 0 1 1 0 0 1 1
1 1	0 0 0 1 1 0 1 1	0 0 1 0 0 0 1 0	0 0 1 0 0 1 1 1 1 0 0 1

```

MODULE mealylsa
TITLE 'Light Sequencer - Mealy Model A'
DECLARATIONS
CLOCK pin;
M0, M1 pin;
Q1, Q0 pin istype 'reg';
L2, L1, L0 pin istype 'com';
truth_table ([Q1,Q0,M1,M0]:>[Q1,Q0])
    [ 0, 0, 0, 0]:>[ 0, 1];
    [ 0, 0, 0, 1]:>[ 1, 1];
    [ 0, 0, 1, 0]:>[ 0, 1];
    [ 0, 0, 1, 1]:>[ 1, 1];
    [ 0, 1, 0, 0]:>[ 1, 0];
    [ 0, 1, 0, 1]:>[ 0, 0];
    [ 0, 1, 1, 0]:>[ 1, 0];
    [ 0, 1, 1, 1]:>[ 0, 0];
    [ 1, 0, 0, 0]:>[ 1, 1];
    [ 1, 0, 0, 1]:>[ 0, 1];
    [ 1, 0, 1, 0]:>[ 1, 1];
    [ 1, 0, 1, 1]:>[ 0, 1];
    [ 1, 1, 0, 0]:>[ 0, 0];
    [ 1, 1, 0, 1]:>[ 1, 0];
    [ 1, 1, 1, 0]:>[ 0, 0];
    [ 1, 1, 1, 1]:>[ 1, 0];

```

```

truth_table ([Q1,Q0,M1,M0]->[L2,L1,L0])
    [ 0, 0, 0, 0]->[ 0, 0, 0];
    [ 0, 0, 0, 1]->[ 0, 0, 0];
    [ 0, 0, 1, 0]->[ 0, 0, 0];
    [ 0, 0, 1, 1]->[ 0, 0, 0];
    [ 0, 1, 0, 0]->[ 1, 0, 0];
    [ 0, 1, 0, 1]->[ 1, 0, 0];
    [ 0, 1, 1, 0]->[ 1, 0, 0];
    [ 0, 1, 1, 1]->[ 1, 1, 1];
    [ 1, 0, 0, 0]->[ 0, 1, 0];
    [ 1, 0, 0, 1]->[ 0, 1, 0];
    [ 1, 0, 1, 0]->[ 1, 1, 0];
    [ 1, 0, 1, 1]->[ 0, 1, 1];
    [ 1, 1, 0, 0]->[ 0, 0, 1];
    [ 1, 1, 0, 1]->[ 0, 0, 1];
    [ 1, 1, 1, 0]->[ 1, 1, 1];
    [ 1, 1, 1, 1]->[ 0, 0, 1];

```

```

EQUATIONS
[Q1..Q0].CLK = CLOCK;
END

```

This realization uses 5 macrocells

- check alternate Mealy state/output assignments

```


MODULE mealylsb
TITLE 'Light Sequencer - Mealy Model B'
DECLARATIONS
CLOCK pin;
M0, M1 pin;
Q1, Q0 pin istype 'reg';
L2, L1, L0 pin istype 'com';

truth_table ([Q1,Q0,M1,M0]:>[Q1,Q0])
[ 0, 0, 0, 0]:>[ 0, 1];
[ 0, 0, 0, 1]:>[ 0, 1];
[ 0, 0, 1, 0]:>[ 0, 1];
[ 0, 0, 1, 1]:>[ 0, 1];
[ 0, 1, 0, 0]:>[ 1, 0];
[ 0, 1, 0, 1]:>[ 1, 0];
[ 0, 1, 1, 0]:>[ 1, 0];
[ 0, 1, 1, 1]:>[ 1, 0];
[ 1, 0, 0, 0]:>[ 1, 1];
[ 1, 0, 0, 1]:>[ 1, 1];
[ 1, 0, 1, 0]:>[ 1, 1];
[ 1, 0, 1, 1]:>[ 1, 1];
[ 1, 1, 0, 0]:>[ 0, 0];
[ 1, 1, 0, 1]:>[ 0, 0];
[ 1, 1, 1, 0]:>[ 0, 0];
[ 1, 1, 1, 1]:>[ 0, 0];

truth_table ([Q1,Q0,M1,M0]->[L2,L1,L0])
[ 0, 0, 0, 0]:>[ 0, 0, 0];
[ 0, 0, 0, 1]:>[ 0, 0, 0];
[ 0, 0, 1, 0]:>[ 0, 0, 0];
[ 0, 0, 1, 1]:>[ 0, 0, 0];
[ 0, 1, 0, 0]:>[ 1, 0, 0];
[ 0, 1, 0, 1]:>[ 0, 0, 1];
[ 0, 1, 1, 0]:>[ 1, 0, 0];
[ 0, 1, 1, 1]:>[ 0, 0, 1];
[ 1, 0, 0, 0]:>[ 0, 1, 0];
[ 1, 0, 0, 1]:>[ 0, 1, 0];
[ 1, 0, 1, 0]:>[ 1, 1, 0];
[ 1, 0, 1, 1]:>[ 0, 1, 1];
[ 1, 1, 0, 0]:>[ 0, 0, 1];
[ 1, 1, 0, 1]:>[ 1, 0, 0];
[ 1, 1, 1, 0]:>[ 1, 1, 1];
[ 1, 1, 1, 1]:>[ 1, 1, 1];

EQUATIONS
[Q1..Q0].CLK = CLOCK;
END

```



```

MODULE mealylsb_sd
TITLE 'Mealy Model B w/ State Diagram'
DECLARATIONS
M0, M1 pin;
CLOCK pin;
Q1, Q0 pin istype 'reg';
L2, L1, L0 pin istype 'com';

" State definitions
QALL = [Q1,Q0];
A0  = [ 0, 0];
A1  = [ 0, 1];
A2  = [ 1, 0];
A3  = [ 1, 1];

state_diagram QALL
state A0: goto A1;
state A1: goto A2;
state A2: goto A3;
state A3: goto A0;

truth_table ([Q1,Q0,M1,M0]->[L2,L1,L0])
[ 0, 0, 0, 0]:>[ 0, 0, 0];
[ 0, 0, 0, 1]:>[ 0, 0, 0];
[ 0, 0, 1, 0]:>[ 0, 0, 0];
[ 0, 0, 1, 1]:>[ 0, 0, 0];
[ 0, 1, 0, 0]:>[ 1, 0, 0];
[ 0, 1, 0, 1]:>[ 0, 0, 1];
[ 0, 1, 1, 0]:>[ 1, 0, 0];
[ 0, 1, 1, 1]:>[ 0, 0, 1];
[ 1, 0, 0, 0]:>[ 0, 1, 0];
[ 1, 0, 0, 1]:>[ 0, 1, 0];
[ 1, 0, 1, 0]:>[ 1, 1, 0];
[ 1, 0, 1, 1]:>[ 0, 1, 1];
[ 1, 1, 0, 0]:>[ 0, 0, 1];
[ 1, 1, 0, 1]:>[ 1, 0, 0];
[ 1, 1, 1, 0]:>[ 1, 1, 1];
[ 1, 1, 1, 1]:>[ 1, 1, 1];

EQUATIONS
QALL.CLK = CLOCK;
END

```

Both realizations (clocked operator table and state diagram) use 5 macrocells


- conclusions
 - choosing the “right” state variable assignment and machine model can make a significant difference in the PLD resources consumed and the amount of work required
 - the only formal way to find the “best” assignment is to try *all* of the assignments
 - experience is needed to do this well (see text for guidelines)
 - there is no substitute for practice (developing “applied intuition”)

Lecture Summary – Module 3-G

State Machine Design Examples: Counters and Shift Registers

Reference: *Digital Design Principles and Practices* (4th Ed.), pp. 710-721, 727-736

- the term *counter* is used for any clocked sequential circuit whose state diagram contains a *single cycle*
 - the *modulus* of a counter is the number of states in the cycle – a counter with M states is called a *modulo-M counter* (or sometimes a *divide-by-M counter*)
 - a *synchronous counter* connects all of its flip-flop clock inputs to the same common **CLOCK** signal, so that all the flip-flop outputs change state *simultaneously*
 - UP counter Kth bit next state: $Q_K^* = Q_K \oplus (Q_{K-1} \cdot Q_{K-2} \cdot \dots \cdot Q_1 \cdot Q_0)$
 - DOWN counter Kth bit next state: $Q_K^* = Q_K \oplus (Q'_{K-1} \cdot Q'_{K-2} \cdot \dots \cdot Q'_1 \cdot Q'_0)$
 - ABEL program for 8-bit UP/DOWN counter



- ABEL program for 8-bit resettable UP counter

```

MODULE rcnt8u
TITLE 'Resettable 8-bit Binary UP Counter'
DECLARATIONS
Q0..Q7 pin istype 'reg';

R, CLOCK pin;
" if R=1, next state will be 00...0

EQUATIONS
Q0 := !R & !Q0;
Q1 := !R & (Q1 $ Q0);
Q2 := !R & (Q2 $ (Q1&Q0));
Q3 := !R & (Q3 $ (Q2&Q1&Q0));
Q4 := !R & (Q4 $ (Q3&Q2&Q1&Q0));
Q5 := !R & (Q5 $ (Q4&Q3&Q2&Q1&Q0));
Q6 := !R & (Q6 $ (Q5&Q4&Q3&Q2&Q1&Q0));
Q7 := !R & (Q7 $ (Q6&Q5&Q4&Q3&Q2&Q1&Q0));
[Q0..Q7].CLK = CLOCK;

END

```

- a shift register whose state diagram is *cyclic* is called a *shift-register counter* (i.e., does not count “up” or “down”)
 - self-correcting ring counter

```
MODULE ring4sc
```

```
TITLE 'Self-Correcting 4-bit Ring Counter'
```

```
" Uses NOR function to make sure that the  
" next state after d000 is 0001
```

```
DECLARATIONS
```

```
CLOCK pin;
```

```
Q0..Q3 pin istype 'reg';
```

```
EQUATIONS
```

```
Q3 := Q2;
```


```
Q2 := Q1;
```

```
Q1 := Q0;
```

```
Q0 := !(Q2#Q1#Q0);
```

```
[Q0..Q3].CLK = CLOCK;
```

```
END
```



- self-correcting Johnson counter

```
MODULE john4sc
```

```
TITLE 'Self-Correcting 4-bit  
Johnson Counter'
```

```
DECLARATIONS
```

```
CLOCK pin;
```

```
Q0..Q3 pin istype 'reg';
```

```
R = !Q3&!Q0; " match Odd0
```

```
EQUATIONS
```

```
Q3 := !R&Q2;
```

```
Q2 := !R&Q1;
```


```
Q1 := !R&Q0;
```

```
" Loads 0001 as next state when  
" current state is Odd0
```

```
Q0 := !R&!Q3 # R;
```


```
[Q0..Q3].CLK = CLOCK;
```

```
END
```




- state decoding

- ring – none (“one hot”), glitch-free



- Johnson – 2n two-input AND or NAND gates, glitch-free



$$S1 = Q0' \cdot Q3'$$

$$S5 = Q0 \cdot Q3$$

$$S2 = Q0 \cdot Q1'$$

$$S6 = Q0' \cdot Q1$$


$$S3 = Q1 \cdot Q2'$$

$$S7 = Q1' \cdot Q2$$

$$S4 = Q2 \cdot Q3'$$

$$S8 = Q2' \cdot Q3$$

- comparison with **binary** counter state decoding – *not* glitch-free




- n-bit counter with 2^n states that can be decoded glitch-free: **Gray-code**

Lecture Summary – Module 3-H


State Machine Design Examples: Sequence Recognizers

Reference: *Digital Design Principles and Practices* (4th Ed.), pp. 580-587

- a *sequence recognizer* state machine responds to a *pre-defined input pattern* of signal assertions and produces corresponding output signal assertions
- use of Moore model generally preferred
- special states
 - final state of accepting sequence (pattern being recognized)
 - trap state
- simple embedded sequence recognizer



- digital combination lock
 - fixed (“hard wired”) combination
 - three input signals
 - X – combination data
 - R – (synchronous) reload
 - RESET – asynchronous reset (only way out of trap state)
 - three output signals
 - LOCKED
 - UNLOCKED
 - ALARM
 - Moore model
 - (initial) “locked” state
 - six states to accept combo
 - “alarm” state
 - total states needed: 8
 - types of states
 - accepting sequence (entering combination)
 - final state (sequence correctly entered)
 - trap state (error made while entering combination)



```

MODULE dcl
TITLE 'Digital Combination Lock'

X pin;      "combination data input"
R pin;      "relock input"
RESET pin;  "asynchronous reset"
CLOCK pin;

Q2, Q1, Q0 pin istype 'reg';
LOCKED pin istype 'com'; "LOCKED indicator"
UNLOCKED pin istype 'com'; "UNLOCKED indicator"
ALARM pin istype 'com'; "ALARM indicator"

QALL = [Q2,Q1,Q0];
A0 = [ 0, 0, 0];
A1 = [ 0, 0, 1];
A2 = [ 0, 1, 0];
A3 = [ 0, 1, 1];
A4 = [ 1, 0, 0];
A5 = [ 1, 0, 1];
A6 = [ 1, 1, 0];
A7 = [ 1, 1, 1];

EQUATIONS

QALL.CLK = CLOCK;
QALL.AR = RESET;

LOCKED = !Q2&!Q1&!Q0;
UNLOCKED = Q2&Q1&!Q0;
ALARM = Q2&Q1&Q0;

```

STATE DIAGRAM QALL

```

state A0:      if (R==1) then A0
                else if (R==0)&(X==0) then A7
                else if (R==0)&(X==1) then A1;

state A1:      if (R==1) then A0
                else if (R==0)&(X==0) then A2
                else if (R==0)&(X==1) then A7;

state A2:      if (R==1) then A0
                else if (R==0)&(X==0) then A7
                else if (R==0)&(X==1) then A3;

state A3:      if (R==1) then A0
                else if (R==0)&(X==0) then A7
                else if (R==0)&(X==1) then A4;

state A4:      if (R==1) then A0
                else if (R==0)&(X==0) then A7
                else if (R==0)&(X==1) then A5;

state A5:      if (R==1) then A0
                else if (R==0)&(X==0) then A6
                else if (R==0)&(X==1) then A7;

state A6: if (R==1) then A0;

state A7: goto A7;

END

```