

CS 250: Computer Architecture

Midterm Exam - October 22, 2012
Closed-book/notes/discussion

TIME: 90 minutes (8:00 PM - 9:30 PM)
LOCATION: PHYS 112

Sample Questions

1. 10 “True or False” statements. Sample statements are:


- (1) [] 5 bits are sufficient to represent every state of the United States.
- (2) [] A demultiplexor has more output lines than input lines.
- (3) [] In both one’s complement and sign-and-magnitude schemes, there are two representations for zero.
- (4) [] In MIPS, *some* R-type instructions also access the data memory.
- (5) [] In MIPS, the 16-bit “address” field of the **beq** instruction is treated as an unsigned integer.
- (6) [] In the simple MIPS processor, the subset of datapath involved in the execution of an instruction can be predicted except the branching instructions.
- (7) [] A stack grows from low address to high address.

2. 10 short “Q&A”s. Your answer to each question should have no more than three sentences. Sample questions are:

- (1) Name at least three hardware components inside the processor.

- (2) Under two's complement, what is the decimal value of binary number 1111 0000?
What if this is a binary number under one's complement?

- (3) What does the digital circuit below do?



- (4) Translate the following C statement into MIPS assembly.

```
if (x == y) {  
    i++;  
}  
j++;
```

You can assume that the values of variables x , y , i , and j are already in registers $\$1$, $\$2$, $\$10$, $\$20$, respectively.

3. One digital circuit design problem Consider a single-digit *full adder* like the one on pp. 28 of lecture notes Part 1. The full adder takes three inputs: bit X, bit Y, and the *carry-in* bit; and generates two outputs: *sum* of X and Y and the *carry-out* bit.

(1) Show how to use three (3) of these single-digit full adders to construct a three-digit full adder.

(2) We now use the three-digit full adder constructed in (1) to perform *addition* operation between two three-digit signed integers, represented under 2's complement scheme. What is the output of the three-digit full adder when computing $3_{10} + 3_{10}$? We call this an “overflow” situation because the sum (6_{10}) cannot be represented by three binary digits. Please enhance the three-digit full adder to detect such an overflow. You can show your changes in your diagram for (1).

(3) In (2), if the two operands of the addition operation are of *opposite* signs (namely one positive and the other one negative), overflow will *not* happen. Briefly explain why.

4. One MIPS assembly programming (recursive) problem The Greatest Common Divisor (GCD) of integers x and y is the largest positive integer that divides x and y without a remainder. $\text{GCD}(x,y)$ can be computed using the following recursion (assuming that $x, y > 0$ for simplicity):

$$\begin{aligned}\text{GCD}(x, y) &= x, && \text{if } x = y; \\ \text{GCD}(x, y) &= \text{GCD}(x-y, y), && \text{if } x > y; \\ \text{GCD}(x, y) &= \text{GCD}(x, y-x), && \text{if } x < y.\end{aligned}$$

Here is the C code that implements the above recursive function:

```
GCD(int x, int y)    // assume x > 0 and y > 0
{
    if (x == y) return x;
    else if (x > y) // case x > y
        return GCD((x-y), y);
    else        // case x < y
        return GCD(x, (y-x));
}
```

A skeleton of the equivalent MIPS assembly code is given on the next page. Your mission is to understand the assembly code skeleton and complete it.

(1) Fill in each of the first three (smaller) boxes with *one* missing instruction.

(2) Fill in the last (large) box with *a sequence of* instructions to complete the code. And *Comment* each instruction.

```

# x is the first argument and has been stored in $a0
# y is the second argument and has been stored in $a1
GCD:  subi $sp, $sp, 12      # create stack frame
      sw   $a0, 0($sp)      # save x
      sw   $a1, 4($sp)      # save y
      sw   $ra, 8($sp)      # save return address

# if x != y, jump to 'rec'
      bne  $a0, $a1, rec

# if x == y, return x
      move $v0, $a0         # $v0 ← x
      addi $sp, $sp, 12     # destroy stack frame
       # return

# The recursion begins
rec:  bgt  $a0, $a1, xgty    # if x > y, jump to xgty

xlty: sub  $a1, $a1, $a0     # $a1 ← y-x
       # call GCD(x, (y-x))


# after returning from GCD(x, (y-x))
      lw   $a0, 0($sp)      # restore x
      lw   $a1, 4($sp)      # restore y
      lw   $ra, 8($sp)      # restore return address
      addi $sp, $sp, 12     # destroy stack frame
       # return

xgty: 

```

5. One problem on simple, single-cycle MIPS processor Sample problem: The “jump-and-link” instruction (**jal**) is used for making function calls in MIPS:

jal Label




Before the function is called, the return address (PC+4) will be written to \$ra (namely \$31).

(1) Modify the MIPS processor diagram on the next page to support the execution of **jal**.

(2) Highlight the subset of the modified datapath involved in the execution of **jal**.

(3) In the same situation as in (2), indicate (in the same figure) the values of control signals ‘RegDst’, ‘RegWrite’, ‘PCSrc’, and ‘MemToReg’.



Name	Fields							Comments	Example	
Field size	31 6 bits	26 25 5 bits	21 20 5 bits	16 15 5 bits	11 10 5 bits	6 5 6 bits	0	All MIPS instructions 32 bits		
R-format	op	rs	rt	rd	shamt	funct		Arithmetic instruction format	add \$rd, \$rs, \$rt	
I-format	op	rs	rt	address/immediate				Transfer, branch, imm. format	bne \$rs, \$rt, addr	
J-format	op	target address							Jump instruction format	J addr

FIGURE 2.26 MIPS instruction formats in this chapter. Highlighted portions show instruction formats introduced

Category	Example Instruction		Meaning
Arithmetic	<i>addi \$t0, \$t1, 100</i>		<i>\$t0 = \$t1 + 100</i>
	add	\$t0, \$t1, \$t2	\$t0 = \$t1 + \$t2
	sub	\$t0, \$t1, \$t2	\$t0 = \$t1 - \$t2
	rem	\$t0, \$t1, \$t2	\$t0 = \$t1 % \$t2
Logical	div	\$t0, \$t1, \$t2	\$t0 = \$t1 / \$t2
	and	\$t0, \$t1, \$t2	\$t0 = \$t1 & \$t2 (Logical AND)
	or	\$t0, \$t1, \$t2	\$t0 = \$t1 \$t2 (Logical OR)
	sll	\$t0, \$t1, \$t2	\$t0 = \$t1 << \$t2 (Shift Left Logical)
	srl	\$t0, \$t1, \$t2	\$t0 = \$t1 >> \$t2 (Shift Right Logical)
Register Setting	sra	\$t0, \$t1, \$t2	\$t0 = \$t1 >> \$t2 (Shift Right Arithmetic)
	move	\$t0, \$t1	\$t0 = \$t1
Data Transfer	li	\$t0, 100	\$t0 = 100
	lw	\$t0, 100(\$t1)	\$t0 = Mem[100 + \$t1] 4 bytes
	lb	\$t0, 100(\$t1)	\$t0 = Mem[100 + \$t1] 1 byte
	sw	\$t0, 100(\$t1)	Mem[100 + \$t1] = \$t0 4 bytes
Branch	sb	\$t0, 100(\$t1)	Mem[100 + \$t1] = \$t0 1 byte
	beq	\$t0, \$t1, Label	if (\$t0 = \$t1) go to Label
	bne	\$t0, \$t1, Label	if (\$t0 ≠ \$t1) go to Label
	bge	\$t0, \$t1, Label	if (\$t0 ≥ \$t1) go to Label
	bgt	\$t0, \$t1, Label	if (\$t0 > \$t1) go to Label
Set	ble	\$t0, \$t1, Label	if (\$t0 ≤ \$t1) go to Label
	blt	\$t0, \$t1, Label	if (\$t0 < \$t1) go to Label
Set	slt	\$t0, \$t1, \$t2	if (\$t1 < \$t2) then \$t0 = 1 else \$t0 = 0
	slti	\$t0, \$t1, 100	if (\$t1 < 100) then \$t0 = 1 else \$t0 = 0
Jump	j	Label	go to Label
	jr	\$ra	go to address in \$ra
	jal	Label	\$ra = PC + 4; go to Label

The second source operand of the arithmetic, logical, and branch instructions may be a constant.

Register Conventions

The *caller* is responsible for saving any of the following registers that it needs, before invoking a function.

\$t0-\$t9 \$a0-\$a3 \$v0-\$v1

The *callee* is responsible for saving and restoring any of the following registers that it uses.

\$s0-\$s7 \$s8/\$fp \$sp \$ra

Pointers in C:

Declaration: either `char *char_ptr` -or- `char char_array[]` for `char c`

Dereference: `c = c_array[i]` -or- `c = *c_pointer`

Take address of: `c_pointer = &c`