Lecture Summary – Module 4

Computer Logic Circuits

Learning Outcome: an ability to analyze and design computer logic circuits

Learning Objectives:

- 4-1. <u>compare and contrast</u> three different signed number notations: sign and magnitude, diminished radix, and radix
- 4-2. convert a number from one signed notation to another
- 4-3. <u>describe</u> how to perform sign extension of a number represented using any of the three notation schemes
- 4-4. <u>perform</u> radix addition and subtraction
- 4-5. <u>describe</u> the various conditions of interest following an arithmetic operation: overflow, carry/borrow, negative, zero
- 4-6. describe the operation of a half-adder and write equations for its sum (S) and carry (C) outputs
- 4-7. <u>describe</u> the operation of a full adder and <u>write</u> equations for its sum (S) and carry (C) outputs
- 4-8. <u>design</u> a "population counting" or "vote counting" circuit using an array of half-adders and/or full-adders
- 4-9. design an N-digit radix adder/subtractor circuit with condition codes
- 4-10. design a (signed or unsigned) magnitude comparator circuit that determines if A=B, A<B, or A>B
- 4-11. <u>describe</u> the operation of a carry look-ahead (CLA) adder circuit, and <u>compare</u> its performance to that of a ripple adder circuit
- 4-12. <u>define</u> the CLA propagate (P) and generate (G) functions, and <u>show</u> how they can be realized using a half-adder
- 4-13. write the equation for the carry out function of an arbitrary CLA bit position
- 4-14. draw a diagram depicting the overall organization of a CLA
- 4-15. <u>determine</u> the worst case propagation delay incurred by a practical (PLD-based) realization of a CLA
- 4-16. describe how a "group ripple" adder can be constructed using N-bit CLA blocks
- 4-17. describe the operation of an unsigned multiplier array constructed using full adders
- 4-18. <u>determine</u> the full adder arrangement and organization (rows/diagonals) needed to construct an NxM-bit unsigned multiplier array
- 4-19. <u>determine</u> the worst case propagation delay incurred by a practical (PLD-based) realization of an NxM-bit unsigned multiplier array
- 4-20. describe the operation of a binary coded decimal (BCD) "correction circuit"
- 4-21. design a BCD full adder circuit
- 4-22. design a BCD N-digit radix (base 10) adder/subtractor circuit
- 4-23. define computer architecture, programming model, and instruction set
- 4-24. <u>describe</u> the top-down specification, bottom-up implementation strategy as it pertains to the design of a computer
- 4-25. describe the characteristics of a "two address machine"
- 4-26. describe the contents of memory: program, operands, results of calculations
- 4-27. describe the format and fields of a basic machine instruction (opcode and address)
- 4-28. <u>describe</u> the purpose/function of each basic machine instruction (LDA, STA, ADD, SUB, AND, HLT)
- 4-29. <u>define</u> what is meant by "assembly-level" instruction mnemonics
- 4-30. <u>draw</u> a diagram of a simple computer, showing the arrangement and interconnection of each functional block

- 4-31. <u>trace</u> the execution of a computer program, identifying each step of an instruction's microsequence (fetch and execute cycles)
- 4-32. distinguish between synchronous and combinational system control signals
- 4-33. describe the operation of memory and the function of its control signals: MSL, MOE, and MWE
- 4-34. <u>describe</u> the operation of the program counter (PC) and the function of its control signals: ARS, PCC, and POA
- 4-35. <u>describe</u> the operation of the instruction register (IR) and the function of its control signals: IRL and IRA
- 4-36. <u>describe</u> the operation of the ALU and the function of its control signals: ALE, ALX, ALY, and AOE
- 4-37. <u>describe</u> the operation of the instruction decoder/microsequencer and <u>derive</u> the system control table
- 4-38. <u>describe</u> the basic hardware-imposed system timing constraints: only one device can drive a bus during a given machine cycle, and data cannot pass through more than one flip-flop (register) per cycle
- 4-39. <u>discuss</u> how the instruction register can be loaded with the contents of the memory location pointed to be the program counter *and* the program counter can be incremented on the same clock edge
- 4-40. modify a reference ALU design to perform different functions (e.g., shift and rotate)
- 4-41. describe how input/output instructions can be added to the base machine architecture
- 4-42. describe the operation of the I/O block and the function of its control signals: IOR and IOW
- 4-43. <u>compare and contrast</u> the operation of OUT instructions with and without a transparent latch as an integral part of the I/O block
- 4-44. <u>compare and contrast</u> "jump" and "branch" transfer-of-control instructions along with the architectural features needed to support them
- 4-45. distinguish conditional and unconditional branches
- 4-46. describe the basis for which a conditional branch is "taken" or "not taken"
- 4-47. <u>describe</u> the changes needed to the instruction decoder/microsequencer in order to dynamically change the number of instruction execute cycles based on the opcode
- 4-48. <u>compare and contrast</u> the machine's asynchronous reset ("START") with the synchronous state counter reset ("RST")
- 4-49. <u>describe</u> the operation of a stack mechanism (LIFO queue)
- 4-50. <u>describe</u> the operation of the stack pointer (SP) register and the function of its control signals: ARS, SPI, SPD, SPA
- 4-51. <u>compare and contrast</u> the two possible stack conventions: SP pointing to the top stack item vs. SP pointing to the top stack item
- 4-52. <u>describe</u> how stack manipulation instructions (PSH/POP) can be added to the base machine architecture
- 4-53. <u>discuss</u> the consequences of having an unbalanced set of PSH and POP instructions in a given program
- 4-54. <u>discuss</u> the reasons for using a stack as a subroutine linkage mechanism: arbitrary nesting of subroutine calls, passing parameters to subroutines, recursion, and reentrancy
- 4-55. <u>describe</u> how subroutine linkage instructions (JSR/RTS) can be added to the base machine architecture
- 4-56. <u>analyze</u> the effect of changing the stack convention utilized (SP points to top stack item vs. next available location) on instruction cycle counts

Lecture Summary – Module 4-A

Signed Number Notation

Reference: Digital Design Principles and Practices (4th Ed.), pp. 39-43

- overview signed number notations
 - o sign and magnitude (SM)
 - o diminished radix (DR)
 - o radix (R)
 - o only negative numbers are different positive numbers are the same in all 3 notations
- sign and magnitude
 - o vacuum tube vintage
 - o left-most ("most significant") digit is sign bit
 - $0 \rightarrow positive$
 - $R-1 \rightarrow$ negative (where R is *radix* or *base* of number)
 - o positive-negative pairs are called sign and magnitude complements of each other
 - o negation method: replace sign digit (n_s) with R-1-n_s
- diminished radix
 - o most significant digit is still sign bit
 - o positive-negative pairs are called diminished radix complements of each other
 - o negation method: subtract each digit (including n_s) from R-1, i.e. $-(N)_R = (R^n-1)_R (N)_R$
- radix
 - most significant digit is still sign bit
 - o positive-negative pairs are called radix complements of each other
 - o negation method: add one to the DR complement of $(N)_R$, i.e. $-(N)_R = (R^n)_R (N)_R$
- comparison (3-bit signed numbers, each notation):

N ₁₀	SM	DR	R
+3	011	011	011
+2	010	010	010
+1	001	001	001
+0	000	000	000
<u>-0</u>	100	111	
<u>-1</u>	101	110	111
- 2	110	101	110
- 3	111	100	101
<u>-4</u>			100

positive numbers identical

Radix has no "negative zero"

All negative numbers different Radix has extra negative

number

ΔΙΙ

Observations:

- 1. SM and DR have a balanced set of positive and negative numbers (as well as +0 and -0)
- 2. R notation has a single representation for zero, which results in an "extra negative number" this unbalanced set of positive and negative numbers can lead to round-off errors in numeric computations
- 3. Virtually all computers in service today use R notation

- simplifications for binary (base 2)
 - SM: complement sign position $(0 \leftrightarrow 1)$
 - o DR (also called 1's complement): complement each bit
 - o R (also called 2's complement):
 - add 1 to DR complement -or-
 - scan number from right to left and complement each bit to the left of the first "1" encountered
- sign extension: SM pad magnitude with leading zeroes; R and DR replicate the sign digit


Lecture Summary – Module 4-B

Radix Addition and Subtraction

Reference: Digital Design Principles and Practices (4th Ed.), pp. 39-43


radix addition

- o method: add all digits, including the sign digits; ignore any carry out of the sign position
- o note that overflow can occur, since we are working with numbers of fixed length
 - overflow occurs if two numbers of like sign are added and a result with the opposite sign is obtained
 - overflow cannot occur when adding numbers of opposite sign
 - another way to detect overflow: if the carry *in* to the sign position is *different* than the carry *out* of the sign position, then overflow has occurred
 - when overflow occurs, there is no valid numeric result



• radix subtraction

 method: form the radix complement of the subtrahend and ADD (the same rules for overflow detection apply)



Lecture Summary – Module 4-C

Adder, Subtractor, and Comparator Circuits

Reference: Digital Design Principles and Practices (4th Ed.), pp. 458-466, 474-478

overview

- o an adder circuit combines two operands based on rules described in 5-C
- o same addition rules apply for both signed (2's complement) and unsigned numbers
- o subtraction performed by taking complement of subtrahend and performing add

building blocks


o half adder

Xi	Yi	Ci	Si
0	0		
0	1		
1	0		
1	1		


o full adder

Xi	Yi	Ci-1	Ci	Si
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

o "vote counting" application




- multi-digit adder/subtractor
 - o ripple = iterative
 - o to subtract, take DR radix of subtrahend and add 1
 - o conditions of interest ("condition codes")
 - overflow (VF)
 - negative (NF)
 - zero (ZF)
 - carry/borrow (CF)




• magnitude comparator

- o calculate A-B and condition codes
- o results (A=B, A<B, A>B) are functions of the condition codes

A1	A0	B 1	B0	?	CF	ZF	NF	VF	- CF— A ₃ A ₂ A ₁ A ₀
0	0	0	0	A=B	0	1	0	0	$-F_{A < B} = NF \oplus VF \qquad -B_3 B_2 B_1 B_0$
0	0	0	1	A <b< td=""><td>1</td><td>0</td><td>1</td><td>0</td><td>VF - VEANE + VEYANEYAZEY So So So So So</td></b<>	1	0	1	0	VF - VEANE + VEYANEYAZEY So So So So So
0	0	1	0	A>B	1	0	1	1	ZF
0	0	1	1	A>B	1	0	0	0	B_3 B_2 B_1 B_0
0	1	0	0	A>B	0	0	0	0	
0	1	0	1	A=B	0	1	0	0	A_3 \Diamond A_2 \Diamond A_1 \Diamond A_0 \Diamond
0	1	1	0	A>B	1	0	1	1	j j j
0	1	1	1	A>B	1	0	1	1	X _i Y _i X _i Y _i X _i Y _i
1	0	0	0	A <b< td=""><td>0</td><td>0</td><td>1</td><td>0</td><td></td></b<>	0	0	1	0	
1	0	0	1	A <b< td=""><td>0</td><td>0</td><td>0</td><td>1</td><td>$\begin{array}{c ccccccccccccccccccccccccccccccccccc$</td></b<>	0	0	0	1	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
1	0	1	0	A=B	0	1	0	0	
1	0	1	1	A <b< td=""><td>1</td><td>0</td><td>1</td><td>0</td><td></td></b<>	1	0	1	0	
1	1	0	0	A <b< td=""><td>0</td><td>0</td><td>1</td><td>0</td><td>$\begin{array}{c ccccccccccccccccccccccccccccccccccc$</td></b<>	0	0	1	0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
1	1	0	1	A <b< td=""><td>0</td><td>0</td><td>1</td><td>0</td><td>8 NE 15</td></b<>	0	0	1	0	8 NE 15
1	1	1	0	A>B	0	0	0	0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
1	1	1	1	A=B	0	1	0	0	50—0



 $F_{A < B} = NF \oplus VF$



 $F_{A>B} = VF \cdot NF + VF' \cdot NF' \cdot ZF'$

Lecture Summary – Module 4-D


Carry Look-Ahead (CLA) Adder Circuits

Reference: Digital Design Principles and Practices (4th Ed.), pp. 478-482, 484-488


- introduction
 - o previously considered iterative ("ripple") adder circuit
 - o problem: propagation delay increases with number of bits
 - o solution: determine carries in parallel rather than iteratively \rightarrow significant speedup

 $A_3 \mid B_3 \mid$

- \circ "look-ahead" \rightarrow "anticipated"
- definitions and derivations
 - o generate function (carry guaranteed) $G_i = X_i \cdot Y_i$
 - o propagate function (carry in propagated out) $P_i = X_i \oplus Y_i$
 - o note that a "PG box" is just a half-adder (HA)
 - o can rewrite sum bit equation as $S_i = P_i \oplus C_{i-1}$ (C₋₁ is C_{in})
 - o can rewrite carry out equation as $C_i = Gi + C_{i-1} \cdot P_i$



- rewriting carry equations for 4bit adder in terms of P's and G's
 - \circ $C_{-1} = C_{in}$
 - $\circ \quad \mathbf{C_0} = \mathbf{G_0} + \mathbf{C_{in}} \bullet \mathbf{P_0}$
 - $\circ \quad \mathbf{C}_1 = \mathbf{G}_1 + \mathbf{C}_0 \bullet \mathbf{P}_1$
 - $\circ \quad \mathbf{C}_2 = \mathbf{G}_2 + \mathbf{C}_1 \bullet \mathbf{P}_2$
 - \circ $C_3 = C_{out} = G_3 + C_2 \cdot P_3$
- rewriting carry equations for 4-bit adder in terms of *available inputs* (successive expansion)
 - \circ $C_{-1} = C_{in}$
 - $\circ \quad \mathbf{C_0} = \mathbf{G_0} + \mathbf{C_{in}} \cdot \mathbf{P_0}$
 - $\circ \quad C_1 = G_1 + {\color{red} C_0} \bullet P_1 = G_1 + ({\color{red} G_0} + {\color{red} C_{in}} \bullet P_0) \bullet P_1 = {\color{red} G_1} + {\color{red} G_0} \bullet P_1 + {\color{red} C_{in}} \bullet P_0 \bullet P_1 \\$
 - o know what these equations are "saying"
 - o C₂ = _____
 - o C₃ = _____
- observations
 - o regardless of adder length (number of operand bits), the time required to produce any sum digit is the same (i.e. they are all produced *in parallel*)
 - o large CLA adders are difficult to build in practice because of "product term explosion"
 - o reasonable compromise is to make a group ripple adder (cascading m-bit CLA blocks together to get desired operand length)



 $S_i = P_i \oplus C_{i-1} \quad S_3 \quad S_2 \quad S_1 \quad S_0$

4-bit CLA realized in ABEL

```
MODULE cla4
TITLE '4-bit Carry Look-Ahead Adder'
DECLARATIONS
X0..X3, Y0..Y3 pin; " operands
CIN pin; " carry in
S0..S3 pin istype 'com'; " sum outputs
G0 = X0&Y0; " generate function definitions
G1 = X1&Y1;
G2 = X2&Y2;
G3 = X3&Y3;
P0 = X0$Y0; " propagate function definitions
P1 = X1$Y1;
P2 = X2$Y2;
P3 = X3$Y3;
C0 = G0 # CIN&P0; " carry function definitions
C1 = G1 # G0&P1 # CIN&P0&P1;
C2 = G2 \# G1&P2 \# G0&P1&P2 \# CIN&P0&P1&P2;
C3 = G3 \# G2\&P3 \# G1\&P2\&P3 \# G0\&P1\&P2\&P3 \# CIN\&P0\&P1\&P2\&P3;
EQUATIONS
S0 = CIN$P0;
S1 = C0\$P1;
S2 = C1$P2;
S3 = C2$P3;
END
```

alternate version using "+" (addition) operator

```
MODULE cla4p
TITLE '4-bit Carry Look-Ahead Adder Using + Operator'

DECLARATIONS
X0..X3, Y0..Y3 pin; " operands
CIN pin; " carry in
S0..S3 pin istype 'com'; " sum outputs
X = [X3..X0]; " input operand set definition
Y = [Y3..Y0];
C = [0,0,0,CIN]; " carry in set definition
S = [S3..S0]; " output sum set definition

EQUATIONS
S = X + Y + C;
END
```

• identical timing analysis for both versions \rightarrow "+" operator synthesizes CLA equations


Timing Ana	alysis for	ispMACH 4256ZE	E 5.8 ns CPLD	
Delay	Level	Source	Destination	
=====	====	=====	========	
6.40	1	CIN	s3	
6.40	1	X0	s 3	
6.40	1	YO	s 3	
6.35	1	X1	s 3	
6.35	1	Y1	s 3	
6.30	1	X2	s 3	
6.30	1	Y2	s 3	
6.25	1	Y3	s 3	


Lecture Summary – Module 4-E Multiplier Circuits

Reference: Digital Design Principles and Practices (4th Ed.), pp. 45-47, 494-497

overview


o consider 3x3 unsigned binary multiplication:






- o based on "shift and add" algorithm
- o each row is called a *product component*
- o each X_i•y_j term represents a *product component bit* (logical AND)
- o the *product* P is obtained by adding together the product components
- generalizations for an NxM multiplier array circuit
 - \circ N = number of bits in multiplicand
 - \circ **M** = number of bits in multiplier
 - o produces an N+M digit result
 - o requires NxM AND gates to generate the product components
 - o requires N-1 "diagonals" of full adders
 - o requires M rows of full adders
- exercise: 4x2 multiplier array circuit

		X3	X2	X1 Y1	X0 Y0
	X3 Y1		X2Y0 X1Y1	X1Y0 X0Y1	XOYO
P5	P4	Р3	P2	P1	P0



• exercise: 2x4 multiplier array circuit



- realizations in ABEL
 - o use *expressions* to define product components
 - o use addition operator (+) to form unsigned sum of product components
 - o example: 4x4 multiplier array circuit

```
MODULE mul4x4
TITLE '4x4 Combinational Multiplier'

DECLARATIONS
X3..X0, Y3..Y0 pin; " multiplicand, multiplier bits
P7..P0 pin istype 'com'; " product bits

P = [P7..P0]; " set of product bits
" Definition of product components
PC1 = Y0 & [ 0, 0, 0, 0, X3, X2, X1, X0];
PC2 = Y1 & [ 0, 0, 0, X3, X2, X1, X0, 0];
PC3 = Y2 & [ 0, 0, X3, X2, X1, X0, 0, 0];
PC4 = Y3 & [ 0, X3, X2, X1, X0, 0, 0, 0];

EQUATIONS
" Form unsigned sum of product components
P = PC1 + PC2 + PC3 + PC4;
END
```


Lecture Summary – Module 4-F

BCD Adder Circuits

Reference: Digital Design Principles and Practices (4th Ed.), pp. 48-51

overview

- o external computer interfaces may need to read or display decimal digits (examples)
- o need to perform arithmetic operations on decimal numbers directly
- o most commonly used code in binary-coded decimal (BCD)
- o object is to design circuit that adds two BCD digit codes plus carry in, to produce a sum digit plus a carry out
- o want to use standard 4-bit binary adder modules as "building blocks"
- o note that there are six "unused combinations" in BCD, so potential exists for needed to perform a "correction"



					O		
•	exan	aples o	f (decimal	addition	and	correction

- summary of rules
 - o if the sum of two BCD digits is ≤ 9 (i.e. 1001), no correction is needed
 - if the sum of two BCD digits is > 9,
 the result must be corrected by adding six (0110)
- "correction function" derivation


N ₁₀	$L_4 L_3 L_2 L_1 L_0$	Cout S ₃ S ₂ S ₁ S ₀	Correction
0	00000	0 0 0 0 0	<none></none>
1	00001	0 0001	<none></none>
2	00010	0 0 0 1 0	<none></none>
3	00011	0 0 0 1 1	<none></none>
4	00100	0 0 1 0 0	<none></none>
5	00101	0 0 1 0 1	<none></none>
6	00110	0 0110	<none></none>
7	00111	0 0111	<none></none>
8	01000	0 1000	<none></none>
9	01001	0 1001	<none></none>
10	01010	1 0000	<add 6=""></add>
11	01011	1 0 0 0 1	<add 6=""></add>
	0.0		
12	01100	1 0 0 1 0	<add 6=""></add>
	<u> </u>	1 0 0 1 0	<add 6=""><add 6=""></add></add>
12	01100		
12 13	01100	1 0 0 1 1	<add 6=""></add>
12 13 14	01100 01101 01110	1 0 0 1 1 1 0 1 0 0	<add 6=""><add 6=""></add></add>
12 13 14 15	0 1 1 0 0 0 1 1 0 1 0 1 1 1 0 0 1 1 1 1	1 0 0 1 1 1 0 1 0 0 1 0 1 0 1	<add 6=""><add 6=""><add 6=""><add 6=""><</add></add></add></add>
12 13 14 15 16	0 1 1 0 0 0 1 1 0 1 0 1 1 1 0 0 1 1 1 1 1 0 0 0 0	1 0 0 1 1 1 0 1 0 0 1 0 1 0 1 1 0 1 1 0	<add 6=""><add 6=""><a< td=""></a<></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add></add>

N 77777 C S S S S Cov

Z4'	Z3'		Z		
	0	40	¹²	80	Z0'
Z1'	0	5	13	90	Z0
71	3	⁷	1	1	20
Z1	0	0	1	10 1	Z0'
,	Z2'	Z	2	Z2'	_

Z 4	Z	3'	Z	3	
	¹⁶ 1	20 d	28 d	²⁴ d	Z0'
Z1	17	d	29 d	25 d	7.0
71	19 1	²³ d	31 d	27 d	Z0
Z 1	18	d	30 d	26 d	Z0'
	Z2'	Z	.2	Z2'	•


 $F_{correction} = C_{out} =$ $Z4 + Z3 \cdot Z2 + Z3 \cdot Z1$



• example: maximum value that can be generated by a BCD full adder cell (9+9+Cin)

BCD sum

Cout



• example: circuit that produces the diminished radix complement of a BCD digit

```
MODULE
       ninescmp
TITLE
       'Nines Complement Box'
DECLARATIONS
X3..X0 pin; " Input code
Y3..Y0 pin istype 'com'; " Output code
TRUTH_TABLE ([X3, X2, X1, X0]->[Y3, Y2, Y1, Y0])
                       Ο,
                            0]->[ 1,
                                           Ο,
              [ 0,
                    Ο,
                                       Ο,
                                                1];
              [ 0,
                    Ο,
                        0,
                            1]->[ 1,
                                       Ο,
                                                0];
              [ 0,
                            0]->[0,
                    Ο,
                        1,
                                       1,
                                                1];
                            1]->[ 0,
              [ 0,
                    0,
                        1,
                                       1,
                                                0];
                            0]->[0,
              [ 0,
                    1,
                        Ο,
                                       1,
                                                1];
                        Ο,
                            1]->[ 0,
                                                0];
                    1,
                                       0,
              [ 0,
                            0]->[0,
                        1,
                                                1];
                        1,
                                                0];
                    1,
                                           1,
              [ 0,
                            1]->[ 0,
                                       Ο,
               1,
                    Ο,
                        Ο,
                             0] -> [0,
                                       Ο,
                                           Ο,
                                                1];
                    Ο,
                                       Ο,
                                                0];
              [ 1,
                            1]->[ 0,
                        Ο,
END
```

Lecture Summary – Module 4-G

Simple Computer - Top-Down Specification

Reference: Meyer Supplemental Text, pp. 1-18

- overview
 - o the "ultimate application" of what we have learned
 - o computer defn sequential execution of stored program
 - o architecture defn arrangement and interconnection of functional blocks
 - o house analogy
- big picture
 - o input/output
 - o start (reset)
 - o clock
- floor plan
 - o programming model
 - o instruction set
 - o registers
 - o instruction format
 - opcode
 - address
 - o two-address machine
- programming example
- memory snapshot

Location Contents

Opcode	Mnemonic	Function Performed	
0 0 0	LDA addr	Load A with contents of location addr	
0 0 1	STA addr	Store contents of A at location addr	
0 1 0	ADD addr	Add contents of <i>addr</i> to contents of A	
0 1 1	SUB addr	Subtract contents of <i>addr</i> from contents of A	
1 0 0	AND addr	AND contents of <i>addr</i> with contents of A	
1 0 1	HLT	Halt - Stop, discontinue execution	


Addr	Instruction	Comments
00000	LDA 01011	Load A with contents of location 01011
00001	ADD 01100	Add contents of location 01100 to A
00010	STA 01101	Store contents of A at location 01101
00011	LDA 01011	Load A with contents of location 01011
00100	AND 01100	AND contents of 01100 with contents of A
00101	STA 01110	Store contents of A at location 01110
00110	LDA 01011	Load A with contents of location 01011
00111	SUB 01100	Subtract contents of location 01100 from A
01000	STA 01111	Store contents of A at location 01111
01001	HLT	Stop – discontinue execution

	Concents	Hocation
	00001011	00000
	01001100	00001
	00101101	00010
	00001011	00011
Program	10001100	00100
Piogram	00101110	00101
	00001011	00110
	01101100	00111
	00101111	01000
	10100000	01001
		01010
Operands	10101010	01011
S Operatios	01010101	01100
້		01101
Results		01110
J		01111

Calculation of ADD, AND, and SUB results:

• block diagram

- o memory
- o program counter
- o instruction register
- o arithmetic logic unit
- o instruction decoder and micro-sequencer



notes

- o each functional block is "self-contained" (can be independently tested)
- o can add more instructions by increasing number of opcode bits
- o can add more memory by increasing the number of address bits
- o can increase numeric range by increasing the number of data bits

Lecture Summary – Module 4-H


Simple Computer - Instruction Tracing

Reference: Meyer Supplemental Text, pp. 18-24

- overview
 - o two basic steps in "processing" an instruction
 - fetch
 - execute
 - o will trace the processing of several instructions to better understand this
- program segment to trace

Addr	Instruction	Comments
00000	LDA 01011	Load A with contents of location 01011
00001	ADD 01100	Add contents of location 01100 to A
00010	STA 01101	Store contents of A at location 01101


worksheet





Notes:


- 1. The clock edges drive the synchronous functions of the computer (e.g., increment program counter)
- 2. The decoded states (here, fetch and execute) enable the combinational functions of the computer (e.g., turn on tri-state buffers)


• step 1 (after START pushbutton pressed)



















Lecture Summary – Module 4-I

Simple Computer - Bottom-Up Implementation

Reference: Meyer Supplemental Text, pp. 24-42

- overview
 - o finished top-down specification of design
 - o ready for bottom-up implementation
 - o all system control signals active high
 - o some control signals mutually exclusive
 - o all blocks use the same clock signal
- memory
 - o key definitions/terms
 - read/write
 - "random access" (wrt prop delay)
 - static (does not need "refresh")
 - volatile (loses data when "off")
 - size NxM (here 32x8)
 - o 3 control signals
 - MSL memory select
 - MOE memory output enable
 - MWE memory write enable
 - o notes
 - read operation combination
 - write operation involves open/closing latch \rightarrow setup and hold timing matters
- program counter
 - basically a binary "up" counter with tri-state outputs and an asynchronous reset
 - 3 control signals
 - ARS asynchronous reset
 - PCC program counter count enable
 - POA program counter output on address bus tri-state buffer enable





instruction register

- o basically an 8-bit data register, with tri-state outputs on the lower 5 (address) bits
- o upper 3 bits (opcode) output directly to instruction decoder and micro-sequencer
- o 2 control signals
 - IRL instruction register load enable
 - IRA instruction register address field tri-state output enable

```
MODULE ir
TITLE
         'Instruction Register Module'
DECLARATIONS
CLOCK pin;
" IR4..IR0 connected to address bus
" IR7..IR5 supply opcode to IDMS
IR0..IR7 pin istype 'reg D,buffer';
DB0..DB7 pin; " data bus
IRL pin; " IR load enable
IRA pin; " IR output on address bus enable
EQUATIONS
                  retain state
[IR0..IR7].d = !IRL&[IR0..IR7].q # IRL&[DB0..DB7];
[IR0..IR7].clk = CLOCK;
[IR0..IR4].oe = IRA;
[IR5..IR7].oe = [1,1,1];
END
```


ALU

- o a multi-function register that performs arithmetic and logical operations
- o 4 control signals
 - ALE overall ALU enable
 - ALX function select
 - ALY function select
 - AOE A register tri-state output enable

```
MODULE alu
TITLE 'ALU Module'
   8-bit, 4-function ALU with bi-directional data bus
   ADD: (Q7..Q0) \leftarrow (Q7..Q0) + DB7..DB0
   SUB: (Q7..Q0) \leftarrow (Q7..Q0) - DB7..DB0
   LDA: (Q7..Q0) <- DB7..DB0
   AND: (Q7..Q0) <- (Q7..Q0) & DB7..DB0
   OUT: Value in Q7..Q0 output on data bus DB7..DB0
   AOE ALE ALX ALY
                    Function
                              CF ZF NF VF
                    ======
   === === ===
                              == ==
                                     == ==
                            x x
              0
                   ADD
п
            0
    0
        1
                                     X
                                       X
       1 0 1 SUB
1 1 0 LDA
   0
                             x x x x
   0
                              • X X •
   0
       1 1 1 AND
                d OUT
   1
       0 d
   0 0 d d <none>
п
   X -> flag affected • -> flag not affected
```

ALU, continued...

o block diagram of one bit




o flag (condition code) register

```
" Flag register state equations
CF.d = !ALE&CF.q # ALE&(!ALX&(CY7 $ ALY) # ALX&CF.q);
CF.clk = CLOCK;
ZF.d = !ALE&ZF.q # ALE&(!ALU7&!ALU6&!ALU5&!ALU4&!ALU3&!ALU2&!ALU1&!ALU0);
ZF.clk = CLOCK;
NF.d = !ALE&NF.q # ALE&ALU7;
NF.clk = CLOCK;
VF.d = !ALE&VF.q # ALE&(!ALX&(CY7 $ CY6) # ALX&VF.q);
VF.clk = CLOCK;
END
 Note: If ALE = 0, the state of all register bits should be retained
```

- instruction decoder and microsequencer
 - o state machine that tells all the other state machines what to do ("whole enchilada")
 - o micro-sequence consists of two steps (states)
 - fetching instruction from memory
 - executing instruction
 - fetch/execute state represented by single flip-flop (SQ)
 - o fetch cycle
 - POA (output location of instruction on address bus)
 - MSL (select memory, i.e., enable memory to participate)
 - MOE (turn on memory tri-state buffers, so that selected location can be read)
 - IRL (enable IR to load instruction fetched from memory)
 - PCC (enable PC to increment)
 - o execute cycle ALU functions (ADD, SUB, LDA, AND)
 - IRA (output operand location on address bus)
 - MSL (select memory)
 - MOE (enable memory to be read)
 - ALE (enable ALU to perform the selected function)

The synchronous fetch functions (IRL and PCC) will take place on the clock edge that causes the state counter to transition from the fetch state to the execute state


- o execute cycle STA instruction
 - IRA (output location at which to store result)
 - MSL (select memory)
 - MWE (enable write to memory)
 - AOE (output data in A register via data bus to memory)
- o to stop execution ("halt"), need a "run/stop" flip-flop
 - when START pressed, asynchronously set RUN flip-flip
 - when HLT instruction executed, asynchronously clear RUN flip-flop
 - AND the RUN signal with each synchronous enable signal → effectively disables all functional blocks



Decoded State	Instruction Mnemonic	MSL	MOE	MWE	PCC	POA	IRL	IRA	AOE	ALE	ALX	ALY
S 0	_	Н	Н		Н	Н	Н					
S1	LDA	Н	Н					Н		Н	Н	
S1	STA	Н		Н				Н	Н			
S1	ADD	Н	Н					Н		Н		
S1	SUB	Н	Н					Н		Н		Н
S1	AND	Н	Н					Н		Н	Н	Н
S1	HLT	L			L		L			L		

```
MODULE idms
                                                     EOUATIONS
TITLE
       'Instruction Decoder and Microsequencer'
DECLARATIONS
                                                      " State counter
CLOCK pin;
                                                      SQ.d = RUN.q&!SQ.q; " if RUN negated, resets SQ
START pin; " asynchronous START pushbutton
                                                      SQ.clk = CLOCK;
OPO..OP2 pin; " opcode bits (input from IR5..IR7)
                                                      SQ.ar = START;
                                                                          " start in fetch state
" State counter
SQ node istype 'reg_D,buffer';
                                                      " Run/stop (equivalent of SR latch)
 RUN/HLT state
                                                     RUN.ap = START; " start with RUN set to 1
RUN node istype 'reg_D,buffer';
                                                     RUN.clk = CLOCK:
" RUN/HLT state
                                                     RUN.d = RUN.q;
RUN node istype 'reg_D,buffer';
                                                     RUN.ar = S1&HLT; " RUN is cleared when HLT executed
" Memory control signals
MSL, MOE, MWE pin istype 'com';
                                                      " System control equations
" PC control signals
                                                     MSL = RUN.q&(SO # S1&(LDA # STA # ADD # SUB # AND));
PCC, POA, ARS pin istype 'com';
                                                     MOE = SO # S1&(LDA # ADD # SUB # AND);
" IR control signals
                                                     MWE = S1&STA:
IRL, IRA pin istype 'com';
                                                     ARS = START;
" ALU control signals (not using flags yet)
                                                     PCC = RUN.q&SO;
ALE, ALX, ALY, AOE pin istype 'com';
                                                     POA = S0;
                                                     IRL = RUN.q&S0;
" Decoded opcode definitions
                                                     IRA = S1&(LDA # STA # ADD # SUB # AND);
LDA = !OP2&!OP1&!OP0; " LDA opcode = 000
                                                     AOE = S1&STA;
STA = !OP2&!OP1& OP0; " STA opcode = 001
                                                     ALE = RUN.q&S1&(LDA # ADD # SUB # AND);
ADD = !OP2& OP1&!OP0; " ADD opcode = 010
                                                     ALX = S1&(LDA # AND);
SUB = !OP2& OP1& OP0; " SUB opcode = 011
                                                     ALY = $1&(SUB # AND);
AND = OP2&!OP1&!OP0;
                       " AND opcode = 100
HLT = OP2&!OP1& OP0; " HLT opcode = 101
                                                     END
" Decoded state definitions
S0 = !SQ.q; " fetch
S1 = SQ.q; " execute
```

- system data flow analysis procedure
 - o understand operation of functional units
 - o understand what each instruction does
 - o identify address & data source/destination
 - identify micro-operations required
 - o identify control signals that need to be asserted
 - o examine timing relationship
- system data flow analysis constraints
 - o only one device can drive the bus during a machine cycle
 - data cannot pass through more than one flipflop or latch per cycle



Lecture Summary - Module 4-J

Simple Computer - Basic Extensions

MODULE alum


TITLE 'ALU Module - Modified for Shift Instructions'

Reference: Meyer Supplemental Text, pp. 42-50

- overview
 - o will use "spare" opcodes (110 and 111) to add new instructions
 - o will add rows and columns to original system control table as needed
- shift instructions (extension to ALU)
 - o translation of bits to the left or right
 - o end off: discard bit shifted out
 - o preserving: retain bit shifted out
 - o logical: zero fill (zero shifted in)

```
8-bit, 4-function ALU with bi-directional data bus
    o arithmetic: sign preserving
                                          LDA: (Q7..Q0) <- DB7..DB0
                                          LSR: (Q7..Q0) <- 0 Q7 Q6 Q5 Q4 Q3 Q2 Q1, CF <- Q0
                                               (Q7..Q0) <- Q6 Q5 Q4 Q3 Q2 Q1 Q0 0, CF <- Q7
DECLARATIONS
                                          ASL:
                                          ASR:
                                               (Q7..Q0) <- Q7 Q7 Q6 Q5 Q4 Q3 Q2 Q1, CF <- Q0
CLOCK pin;
                                          OUT: Value in Q7..Q0 output on data bus DB7..DB0
ALE pin;
                                          AOE ALE ALX ALY
                                                           Function
                                                                      CF
AOE pin;
                                          ===
                                              === ===
                                                            =======
                                                                      ==
                                                                        ==
                                                                            ==
                                                   0
                                                       0
ALX pin;
                                           0
                                               1
                                                   0
                                                       1
                                                            T.SR
                                                                      x
ALY pin;
                                           0
                                               1
                                                   1
                                                        0
                                                            ASL
                                               1
                                                  1 1
                                                            ASR
ALU0..ALU7 node istype 'com';
                                           1
                                               0
                                                        d
                                                            OUT
                                                            <none>
DB0..DB7 pin istype 'reg_d,buffer';
                                           X -> flag affected • -> flag not affected
CF pin istype 'reg_d,buffer'; " carry flag
VF pin istype 'reg_d,buffer'; " overflow flag
NF pin istype 'reg d, buffer'; " negative flag
ZF pin istype 'reg d,buffer'; " zero flag
EQUATIONS
ALU0 = !ALX&!ALY&DB0.pin # !ALX&ALY&DB1.q # ALX&!ALY& 0 # ALX&ALY&DB1.q;
ALU1 = !ALX&!ALY&DB1.pin # !ALX&ALY&DB2.q # ALX&!ALY&DB0.q # ALX&ALY&DB2.q;
ALU2 = !ALX&!ALY&DB2.pin # !ALX&ALY&DB3.q # ALX&!ALY&DB1.q # ALX&ALY&DB3.q;
ALU3 = !ALX&!ALY&DB3.pin # !ALX&ALY&DB4.q # ALX&!ALY&DB2.q # ALX&ALY&DB4.q;
ALU4 = !ALX&!ALY&DB4.pin # !ALX&ALY&DB5.q # ALX&!ALY&DB3.q # ALX&ALY&DB5.q;
ALU5 = !ALX&!ALY&DB5.pin # !ALX&ALY&DB6.q # ALX&!ALY&DB4.q # ALX&ALY&DB6.q;
ALU6 = !ALX&!ALY&DB6.pin # !ALX&ALY&DB7.q # ALX&!ALY&DB5.q # ALX&ALY&DB7.q;
ALU7 = !ALX&!ALY&DB7.pin # !ALX&ALY& 0
                                            # ALX&!ALY&DB6.q # ALX&ALY&DB7.q;
" Register bit and data bus control equations
[DB0..DB7].d = !ALE&[DB0..DB7].q # ALE&[ALU0..ALU7];
[DB0..DB7].clk = CLOCK;
[DB0..DB7].oe = AOE;
" Flag register state equations
CF.d = !ALE&CF.q #
 ALE&(!ALX&!ALY&CF.q # !ALX&ALY&DB0.q # ALX&!ALY&DB7.q # ALX&ALY&DB0.q);
                               LSR
CF.clk = CLOCK;
ZF.d = !ALE&ZF.q # ALE&(!ALU7&!ALU6&!ALU5&!ALU4&!ALU3&!ALU2&!ALU1&!ALU0);
ZF.clk = CLOCK;
NF.d = !ALE&NF.q # ALE&ALU7;
NF.clk = CLOCK;
VF.d = !ALE&VF.q # ALE&VF.q; " NOTE: NOT AFFECTED
VF.clk = CLOCK;
END
```

- input/output (I/O) instructions
 - o new instructions
 - IN addr input data from port addr and load into A register
 - OUT addr output data in A register to port addr
 - o new control signals
 - IOR asserted when IN executed
 - IOW asserted when OUT executed
 - o modified block diagram, ABEL code for I/O module, modified system control table




```
MODULE iol
TITLE
         'Input/Output Port 00000 - With Latch'
DECLARATIONS
DB0..DB7 pin istype 'com';
                             " data bus
                             " address bus
AD0..AD4 pin;
                             " input port
INO..IN7 pin;
OUT0..OUT7 pin istype 'com'; " output port
IOR pin; " Input port read
IOW pin; " Output port write
" Port select equation for port address 00000
PS = !AD4&!AD3&!AD2&!AD1&!AD0;
EQUATIONS
[DB0..DB7] = [IN0..IN7];
[DB0..DB7].oe = IOR&PS;
" Transparent latch for output port
[OUT0..OUT7] = !(IOW&PS)&[OUT0..OUT7] #
IOW&PS&[DB0..DB7];
```

Decoded State	Instruction Mnemonic	MSL	MOE	MWE	PCC	POA	IRL	IRA	AOE	ALE	ALX	ALY	IOR	MOI
S0	_	Н	Н		Н	Н	Н							
S1	LDA	Н	Н					Н		Н	Н			
S1	STA	Н		Н				Н	Н					
S1	ADD	Н	Н					Н		Н				
S1	SUB	Н	Н					Н		Н		Н		
S1	AND	Н	Н					Н		Н	Н	Н		
S1	HLT	L			L		L			L				
S 1	IN							Н		Н	Н		Н	
S1	OUT							Н	Н					Н

- transfer of control instructions
 - o addressing mode
 - absolute operand field of instruction contains absolute address in memory
 - relative operand field contains signed offset that should be added to PC
 - o condition
 - unconditional always happen
 - conditional happen only if specific condition is true (else no-operation)
 - o illustrative examples
 - JMP *addr* unconditional jump (to absolute address)
 - JZF addr jump (to absolute address) iff ZF=1 (else no-op)

o modified block diagram



Introduction to Digital System Design

o ABEL code for modified PC (with "load from address bus" capability)

```
MODULE pc
TITLE
         'Program Counter with Load Capability'
DECLARATIONS
CLOCK pin;
PC0..PC4 pin istype 'reg_D,buffer';
PCC pin; " PC count enable
PLA pin; " PC load from address bus enable
POA pin; " PC output on address bus tri-state enable
ARS pin; " asynchronous reset (connected to START)
" Note: Assume PCC and PLA are mutually exclusive
EQUATIONS
          retain state
                            load
                                          count up by 1
PC0.d = !PCC&!PLA&PC0.q # PLA&PC0.pin # PCC&!PC0.q;
PC1.d = !PCC&!PLA&PC1.q # PLA&PC1.pin # PCC&(PC1.q $ PC0.q);
PC2.d = !PCC&!PLA&PC2.q # PLA&PC2.pin # PCC&(PC2.q $
(PC1.q&PC0.q));
PC3.d = !PCC&!PLA&PC3.q # PLA&PC3.pin # PCC&(PC3.q $
(PC2.q&PC1.q&PC0.q));
PC4.d = !PCC&!PLA&PC4.q # PLA&PC4.pin # PCC&(PC4.q $
(PC3.q&PC2.q&PC1.q&PC0.q));
[PC0..PC4].oe = POA;
[PC0..PC4].ar = ARS;
[PC0..PC4].clk = CLOCK;
END
```

o modified system control table

Decoded State	Instruction Mnemonic	MSL	MOE	MWE	PCC	POA	IRL	IRA	AOE	ALE	ALX	ALY	PLA
S0	_	Н	Н		Н	Н	Н						
S1	LDA	Н	Н					Н		Н	Н		
S1	STA	Н		Н				Н	Н				
S1	ADD	H	Η					Н		Н			
S1	SUB	Н	Н					Н		Н		Н	
S1	AND	H	Η					Η		Η	Η	Η	
S1	HLT	L			٦		L			L			
S 1	JMP							Н					Н
S1	JZF							ZF					ZF

Lecture Summary – Module 4-K

Simple Computer - Advanced Extensions


Reference: Meyer Supplemental Text, pp. 50-64

- overview
 - advanced extensions include
 - multi-cvcle execution
 - stack mechanism
- state counter modifications
 - o provide multiple execute cycles (here, up to 3)
 - o determine number of execute cycles based on opcode
 - o realize using 2-bit synchronously resettable state counter [SQB SQA]
 - o new state names
 - S0 fetch
 - S1..S3 execute (first, second, third)
 - o new control signal: **RST** (asserted on final execute state of each instruction)

```
MODULE idmsr
TITLE 'Instruction Decoder and Microsequencer with Multi-Execution States'
DECLARATIONS
CLOCK pin;
             " asynchronous START pushbutton
START pin;
OPO...OP2 pin; " opcode bits (input from IR5..IR7)
" State counter
SQA node istype 'reg_D,buffer'; " low bit of state counter
SQB node istype 'reg_D,buffer'; " high bit of state counter
" Synchronous state counter reset
RST node istype 'com';
" RUN/HLT state
RUN node istype 'reg_D,buffer';
" Memory control signals
MSL, MOE, MWE pin istype 'com';
" PC control signals
PCC, POA, ARS pin istype 'com';
" IR control signals
IRL, IRA pin istype 'com';
" ALU control signals
ALE, ALX, ALY, AOE pin istype 'com';
" Decoded opcode definitions
LDA = !OP2&!OP1&!OP0; " opcode 000
STA = !OP2&!OP1& OP0; " opcode 001
ADD = !OP2& OP1&!OP0; " opcode 010
SUB = !OP2& OP1& OP0; " opcode 011
AND = OP2&!OP1&!OP0; " opcode 100
HLT = OP2&!OP1& OP0; " opcode 101
" Decoded state definitions
S0 = !SQB&!SQA; " fetch state
S1 = !SQB& SQA; " first execute state
S2 = SQB&!SQA; " second execute state
S3 = SQB& SQA; " third execute state
EQUATIONS
" State counter
                                       " if RUN negated or RST asserted,
SQA.d = !RST & RUN.q & !SQA.q;
SQB.d = !RST & RUN.q & (SQB.q $ SQA.q); " state counter is reset
SQA.clk = CLOCK;
SQB.clk = CLOCK;
SQA.ar = START;
                     " start in fetch state
SQB.ar = START;
 Run/stop (equivalent of SR latch)
RUN.clk = CLOCK;
RUN.d = RUN.q;
RUN.ar = S1&HLT; " RUN is cleared when HLT executed
" System control equations (for base machine)
; (others same as before)
RST = S1&(LDA # STA # ADD # SUB # AND) " assert on final execute state of each instruction
END
```

• stack mechanism

- o defn: last-in, first-out (LIFO) data structure
- o primary uses of stacks in computers
 - subroutine linkage
 - saving/restoring machine context
 - expression evaluation
- o conventions
 - stack area usually placed at "top" of memory (highest address range)
 - stack pointer (SP) register used to indicate address of top stack item
 - stack growth is toward decreasing addresses
- SP register control signals
 - SPI stack pointer increment
 - SPD stack pointer decrement
 - SPA stack pointer output on address bus
 - ARS asynchronous reset ("stack empty" \rightarrow (SP) = 00000)



```
MODULE sp
        'Stack Pointer'
TITLE
DECLARATIONS
CLOCK pin;
SP0..SP4 pin istype 'reg_D,buffer';
SPI pin; " SP increment enable
SPD pin; " SP decrement enable
SPA pin; " SP output on address bus tri-state enable
ARS pin; " asynchronous reset (connected to START)
" Note: Assume SPI and SPD are mutually exclusive
EQUATIONS
          retain state
                            increment/decrement
SP0.d = !SPI&!SPD&SP0.q # SPI&!SP0.q
                        # SPD&!SP0.q;
SP1.d = !SPI&!SPD&SP1.q # SPI&(SP1.q$SP0.q)
                        # SPD&(SP1.q$!SP0.q);
SP2.d = !SPI&!SPD&SP2.q # SPI&(SP2.q$(SP1.q&SP0.q))
                        # SPD&(SP2.q$(!SP1.q&!SP0.q));
SP3.d = !SPI&!SPD&SP3.q # SPI&(SP3.q$(SP2.q&SP1.q&SP0.q))
                        # SPD&(SP3.q$(!SP2.q&!SP1.q&!SP0.q));
SP4.d = !SPI&!SPD&SP4.q # SPI&(SP4.q$(SP3.q&SP2.q&SP1.q&SP0.q))
                        # SPD&(SP4.q$(!SP3.q&!SP2.q&!SP1.q&!SP0.q));
[SP0..SP4].oe = SPA;
[SP0..SP4].ar = ARS;
[SP0..SP4].clk = CLOCK;
```

SPD

- stack mechanism, continued...
 - o new instructions understand this notation
 - PSH save (A) on stack
 - $(SP) \leftarrow (SP) 1$
 - $((SP)) \leftarrow (A)$

SPA, MSL, MWE, AOE


- POP load A with value of top stack item
 - $(A) \leftarrow ((SP))$

SPA, MSL, MOE, ALE, ALX, SPI

- $(SP) \leftarrow (SP) + 1$
- o note the *overlap* of operations (single execute state) possible with "POP"

Decoded State	Instruction Mnemonic	MSL	MOE	MWE	PCC	POA	IRL	IRA	AOE	ALE	ALX	ALY	SPI	SPD	SPA	RST
S0	_	Н	Н		Н	Н	Н									
S1	LDA	Н	Н					Н		Н	Н					Н
S1	STA	Н		Н				Н	Н							Н
S1	ADD	Н	Н					Н		Н						Н
S1	SUB	Н	Н					Н		Н		Н				Н
S1	AND	Н	Н					Н		Н	Н	Н				Н
S1	HLT	L			L		L			L						
S 1	PSH													Н		
S 1	POP	Н	Н							Н	Н		Н		Н	Н
S2	PSH	Н		Н					Н						Н	Н

- subroutine linkage
 - o capabilities provided
 - arbitrary nesting of subroutine calls
 - passing parameters to subroutine
 - recursion
 - reentrancy



- o new instructions understand this notation
 - JSR *addr* jump to subroutine at location *addr*
 - (SP) ← (SP) 1
 ((SP)) ← (PC)
 SPA, MSL, MWE, POD
 - $(PC) \leftarrow (IR_{5..0})$ IRA,PLA
 - RTS return from subroutine
 - $(PC) \leftarrow ((SP))$ SPA, MSL, MOE, PLD, SPI
 - $(SP) \leftarrow (SP) + 1$ note: value loaded into PC truncated to 5 bits
 - note the overlap of operations (single execute state) possible with "RTS"
- o need PC with bi-directional data bus interface

```
MODULE pcr
TITLE
         'Program Counter with Data Bus Interface'
DECLARATIONS
CLOCK pin;
PCO..PC4 node istype 'reg_D, buffer'; " PC register bits
ABO..AB4 pin; " address bus (5-bits wide)
DB0..DB7 pin; " data bus (8-bits wide)
PCC pin; " PC count enable
PLA pin; " PC load from address bus enable
PLD pin; " PC load from data bus enable
POA pin; " PC output on address bus tri-state enable
POD pin; " PC output on data bus tri-state enable
ARS pin; " asynchronous reset (connected to START)
" Note: Assume PCC, PLA, and PLD are mutually exclusive
EOUATIONS
           retain state
                              load from AB load from DB
                                                          increment
PC0.d = !PCC&!PLD&PC0.q # PLA&AB0.pin # PLD&DB0.pin # PCC&!PC0.q;
PC1.d = !PCC&!PLA&!PLD&PC1.q # PLA&AB1.pin # PLD&DB1.pin # PCC&(PC1.q$PC0.q);
PC2.d = !PCC&!PLA&!PLD&PC2.q # PLA&AB2.pin # PLD&DB2.pin # PCC&(PC2.q$(PC1.q&PC0.q));
PC3.d = !PCC&!PLA&!PLD&PC3.q # PLA&AB3.pin # PLD&DB3.pin # PCC&(PC3.q$(PC2.q&PC1.q&PC0.q));
PC4.d = !PCC&!PLA&!PLD&PC4.q # PLA&AB4.pin # PLD&DB4.pin #
PCC&(PC4.q$(PC3.q&PC2.q&PC1.q&PC0.q));
[AB0..AB4] = [PC0..PC4].q;
[DB0..DB4] = [PC0..PC4].q;
" Output logic zero on upper 3-bits of data bus
[DB5..DB7] = 0;
[AB0..AB4].oe = POA;
[DB0..DB7].oe = POD;
[PC0..PC4].ar = ARS;
[PC0..PC4].clk = CLOCK;
END
```

Dec. State	Instr. Mnem.	MSL	MOE	MWE	PCC	POA	IRL	IRA	AOE	ALE	ALX	ALY	PLA	POD	PLD	SPI	SPD	SPA	RST
S0	_	Н	Н		Н	Н	Н												
S1	LDA	Н	Н					Н		Н	Н								Н
S1	STA	Н		Н				Н	Н										Н
S1	ADD	H	Н					Η		Н									Н
S1	SUB	Η	H					Η		Н		Η							Н
S1	AND	Η	H					Ξ		Н	Η	Η							Н
S 1	HLT	L			L		L			L									
S1	JSR																Н		
S1	RTS	Н	Н												Н	Н		Н	Н
S2	JSR	Н		Н										Н				Н	
S 3	JSR							Н					Н						Н