Lecture Summary – Module 3-A

Sequential Logic Circuits

Learning Outcome: an ability to analyze and design sequential logic circuits

Learning Objectives:

- 3-1. describe the difference between a combinational logic circuit and a sequential logic circuit
- describe the difference between a feedback sequential circuit and a clocked synchronous state machine
- 3-3. define the state of a sequential circuit
- define active high and active low as it pertains to clocking signals 3-4.
- 3-5. define clock frequency and duty cycle
- 3-6. describe the operation of a bi-stable and analyze its behavior
- define metastability and illustrate how the existence of a metastable equilibrium point can lead to a random 3-7. next state
- 3-8. write present state – next state (PS-NS) equations that describes the behavior of a sequential circuit
- 3-9. draw a state transition diagram that depicts the behavior of a sequential circuit
- 3-10. construct a timing chart that depicts the behavior of a sequential circuit
- 3-11. draw a circuit for a set-reset ("S-R") latch and analyze its behavior
- 3-12. discuss what is meant by "transparent" (or "data following") in reference to the response of a latch
- 3-13. draw a circuit for an edge-triggered data ("D") flip-flop and analyze its behavior
- 3-14. compare the response of a latch and a flip-flop to the same set of stimuli
- 3-15. define setup and hold time and determine their nominal values from a timing chart
- 3-16. determine the frequency and duty cycle of a clocking signal
- 3-17. identify latch and flip-flop propagation delay paths and determine their values from a timing chart
- 3-18. describe the operation of a toggle ("T") flip-flop and analyze its behavior
- 3-19. derive a characteristic equation for any type of latch or flip-flop
- 3-20. identify the key elements of a clocked synchronous state machine: next state logic, state memory (flipflops), and output logic
- 3-21. differentiate between Mealy and Moore model state machines, and draw a block diagram of each
- 3-22. analyze a clocked synchronous state machine realized as either a Mealy or Moore model
- 3-23. outline the steps required for state machine synthesis
- 3-24. derive an excitation table for any type of flip-flop
- 3-25. discuss reasons why formal state-minimization procedures are seldom used by experienced digital designers
- 3-26. describe three ways that state machines can be specified in ABEL: using a clocked truth table, using clocked assignment operators, or using a state diagram approach
- 3-27. list the ABEL attribute suffixes that pertain to sequential circuits
- 3-28. draw a circuit for an oscillator and calculate its frequency of operation
- 3-29. draw a circuit for a bounce-free switch based on an S-R latch and analyze its behavior
- 3-30. design a clocked synchronous state machine and verify its operation
- 3-31. define minimum risk and minimum cost state machine design strategies, and discuss the tradeoffs between the two approaches
- 3-32. compare state assignment strategy and state machine model choice (Mealy vs. Moore) with respect to PLD resources (P-terms and macrocells) required for realization
- 3-33. compare and contrast the operation of binary and shift register counters
- 3-34. derive the next state equations for binary "up" and "down" counters
- 3-35. describe the feedback necessary to make ring and Johnson counters self-correcting
- 3-36. compare and contrast state decoding for binary and shift register counters
- 3-37. describe why "glitches" occur in some state decoding strategies and discuss how to eliminate them
- 3-38. identify states utilized by a sequence recognizer: accepting sequence, final, and trap
- 3-39. determine the embedded binary sequence detected by a sequence recognizer

Lecture Summary – Module 3-A

Bistable Elements


Reference: Digital Design Principles and Practices (4th Ed.), pp. 521-526


overview


- o combinational vs. sequential circuits
- o state of sequential circuit
- o finite state machine
- o clock signal
 - assertion level
 - period / frequency
 - duty cycle
- o types of sequential circuits
 - feedback
 - clocked synchronous



- o "simplest" sequential circuit
- o no inputs (no way of controlling/changing state)
- o randomly powers up into one state or the other
- o digital analysis: two stable states
- o single state variable (Q)
- o analog analysis: additional quasi-stable state (metastable)







Transfer functions ("inverter"):

$$V_{out1} = T(V_{in1})$$

$$V_{out2} = T(V_{in2})$$

Equilibrium points:

$$V_{in1} = V_{out2}$$

$$V_{in2} = V_{out1}$$

Random noise drives circuit to stable operating point


- metastable behavior
 - o comparable to dropping ball onto smooth hill
 - o speed with which ball rolls to one side or the other depends on location it "hits"
 - o important: if "simplest" sequential circuit is susceptible to metastable behavior, then clearly ALL sequential circuits are(!)

Lecture Summary – Module 3-B

The Set-Reset (S-R) Latch

Reference: *Digital Design Principles and Practices* (4th Ed.), pp. 526-532

- latches and flip-flops
 - o flip-flop changes state based on clocking signal
 - o latch changes its output any time it is enabled
- set-reset (S-R) latch
 - o change bistable into latch by "adding an input" to each inverter (NOR gate)
 - o two inputs
 - asserting S "sets" the latch state (Q output) to 1
 - asserting R "resets" the latch state to 0
 - if both S and R are negated, circuit behaves like bistable (retains its state)
 - if both S and R are asserted and then negated simultaneously, random next state
- exercise: construct a timing chart for the NOR-implemented S-R latch
 - o assume each gate has delay τ
 - o write the next state equations for Q and QN



$$Q(t+\tau) =$$

$$\mathbf{Q}\mathbf{N}(\mathbf{t}+\mathbf{\tau}) =$$

o create a present state – next state (PS-NS) table and state transition diagram (STD)

Prese	nt State	Presen	t Input	Nex	t State
Q(t)	QN(t)	S(t)	R(t)	$Q(t+\tau)$	$QN(T+\tau)$
0	0	0	0		
0	0	0	1		
0	0	1	0		
0	0	1	1		
0	1	0	0		
0	1	0	1		
0	1	1	0		
0	1	1	1		
1	0	0	0		
1	0	0	1		
1	0	1	0		
1	0	1	1		
1	1	0	0		
1	1	0	1		
1	1	1	0		
1	1	1	1		











- exercise, continued...
 - o construct a timing chart based on the initial conditions and given inputs





exercise: investigate response to a "glitch"


s										
R								Г		
Q										
			_	_		_				-
QN				_		_				

Prese	nt State	Presen	t Input	Nex	t State
Q(t)	QN(t)	S(t)	R(t)	$Q(t+\tau)$	QN(T+τ)
0	0	0	0	1	1
0	0	0	1	0	1
0	0	1	0	1	0
0	0	1	1	0	0
0	1	0	0	0	1
0	1	0	1	0	1
0	1	1	0	0	0
0	1	1	1	0	0
1	0	0	0	1	0
1	0	0	1	0	0
1	0	1	0	1	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	0	0
1	1	1	1	0	0


- propagation delay time for an output to respond to an input transition
 - o need to specify "path"
 - \circ $\;$ example: $t_{pLH(S\to Q)}$ is the rise propagation delay of the Q output in response to assertion of the S input
 - o note that rise and fall propagation delays are typically different
- minimum pulse width requirement (see "glitch" timing chart)

variations

- o NAND-implemented S'-R' latch
- o NAND-implemented S-R latch with ENABLE ("C")





S	В	_	O*
3	R	Q	Q*
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	d
1	1	1	d




• transparent D ("data") latch

- o just an S-R latch with an inverter between the S and R inputs
- o basic "memory bit"
- o called "transparent" (or "data following") because that what it is (does) when "open"
- o retains value when enable is negated (latch "closed")
- o propagation delay parameters
- o setup and hold times (what happens if either is violated)









Lecture Summary – Module 3-C

Data (D) and Toggle (T) Flip-Flops


Reference: *Digital Design Principles and Practices* (4th Ed.), pp. 532-535, 541-542

- edge-triggered D flip-flop
 - o changes state ("triggers") on clock edge
 - o can be positive (rising) edge triggered or negative (falling) edge triggered
 - o created using two latches cascaded together, that open on opposite clock phases
 - input latch "master"
 - output latch ("slave")
 - o triangle = dynamic input indicator (clock)
 - o characteristic equation: $Q^* = D$
 - o propagation delay parameters
 - o setup and hold times







• negative edge-triggered D flip-flop




			QN
0	T	0	1
1	T	1	0
x	0	last Q	last QN
х	1	last Q	last QN




• edge-triggered D flip-flop with enable




D	ΕN	CLK	Q	QN
0	1	_[0	1
1	1		1	0
x	0		last Q	last QN
х	х	0	last Q	last QN
х	х	1	last Q	last QN





- edge-triggered T ("toggle") flip-flop
 - o toggles state $(Q^*=Q')$ if T input is 1
 - o stays in same state $(Q^*=Q)$ if T input is 0
 - o characteristic equation: $Q^* = T \oplus Q$ (can synthesize using D flip-flop as "building block")





- flip-flop timing parameters
 - o clock pulse width
 - o clock period
 - o clock duty cycle
 - o nominal setup time
 - o nominal hold time






Lecture Summary – Module 3-D


Clocked Synchronous State Machine Structure and Analysis

Reference: Digital Design Principles and Practices (4th Ed.), pp. 540-553

- introduction
 - o state machine (sequential circuit)
 - o clocked
 - o synchronous (all flip flops share common clocking signal)
- state machine basic blocks
 - o next state ("excitation") logic
 - o state memory (flip flops)
 - o output logic
- state machine models
 - o Moore




Mealy



- o can map a given state machine into either model
- o important: how model chosen satisfies the design requirements
- state machine analysis
 - o determine next state and output functions
 - o construct a present state next state / output table
 - o draw state transition diagram

STATE

C



Lecture Summary – Module 3-E

Clocked Synchronous State Machine Synthesis

Reference: Digital Design Principles and Practices (4th Ed.), pp. 553-566, 612-625, 682-689


- introduction the creative process
 - o potentially imprecise description
 - o choose among different ways of doing things
 - o handle special cases
 - o keep track of several ideas in your head
 - o not an algorithm
 - o circuit will perform exactly as designed
 - o no guarantee it will work the first time
- state machine design steps
 - o construct PS-NS/O table and/or STD
 - o minimize "obvious" redundant states
 - o assign state variable combinations
 - o update PS-NS/O table and/or STD accordingly
 - o (choose flip-flop type) we will use D-type for most designs
 - o (excitation table/equations not needed for D-type flip flops = why?)
 - o derive output equations
 - o draw logic diagram or realize equations directly in a PLD (using edge-triggered D-type)
- derivation of excitation table for an S-R latch

S	R	Q	Q*					
0	0	0	0		Q	Q*	S	R
0	0	1	1		Q	Q	3	I
•	0	•	•		0	0	0	d
0	1	0	0					
					0	1	1	0
0	1	1	0		4		_	4
		_	4		1	0	0	1
1	0	0	1		1	1	d	0
1	0	1	1	1		1	u	U
	U							
1	1	0	d					
1	1	1	d					

• derivation of excitation table for a T flip flop


Т	Q	Q*		Q	Q*	Т
0	0	0		0	0	0
0	1	1	_	0	1	1
1	0	1		1	0	1
1	1	0		1	1	0

- three basic ways to specify state machines in ABEL
 - "clocked" truth table, using :> operator
 - o as next state equations, using := operator
 - o as a state diagram, using GOTO and/or IF-THEN-ELSE clauses to specify the state transitions
- attribute suffixes allowed on right-hand side of an equation
 - o internal flip flop output .Q
 - o internal feedback path .FB
 - o external signal at pin .PIN
- equations that can be written for macrocell functions
 - o flip flop input .D
 - o flip flop clock input .CLK
 - o output pin tri-state buffer enable .OE
 - o flip flop asynchronous (pre)set .AP
 - o flip flop asynchronous reset .AR
- differences in macrocell architecture




GAL22V10 Output Logic Macrocell ("OLMC")

1/0 pin 4 TO 1 MUX




All OLMC edge-triggered D flip-flops utilize common clock (CLK), asynchronous reset (AR), and asynchronous preset (SP) signals

GAL22V10 Output Logic Macrocell ("OLMC")




2:1 multiplexer selects (routes) true/complemented I/O pin or true/complemented registered feedback to the P-term array


ispMACH 4000ZE Macrocell




ispMACH 4000ZE I/O Cell



- periodic clock generation circuits
 - o typically based on crystal or R-C time constant
 - issues of interest
 - frequency
 - duty cycle
 - transition time (slew rate)
 - ringing (undershoot / overshoot)
 - stability (drift / jitter)
 - driving capability
 - skew (based on different physical path lengths)
 - o CMOS "ring" oscillator and crystal oscillator circuits



For a 1 MHz oscillator, use R1 = 22 M Ω , R2 = 22 K Ω , C1 = 20 pF, and C2 = 10 pF




• ispMach 4000ZE internal oscillator setup/use


```
f \simeq (2C(0.4R_{eq} + 0.7R_2))^{-1} where R_{eq} = (R_1R_2)/(R_1+R_2)
```

```
MODULE OscTest
TITLE 'ispMACH 4256ZE Oscillator Setup'
LIBRARY 'lattice';
DECLARATIONS
" Use maximum possible internal divisor -> yields approx 4 Hz output frequency
XLAT_OSCTIMER(DYNOSCDIS, TIMERRES, OSCOUT, TIMEROUT, 1048576);
timdiv node istype 'reg_d,buffer';
osc_dis, osc_rst, osc_out, tmr_out node istype 'com';
EQUATIONS
osc_dis=0;
osc_rst=0;
I1 OSCTIMER(osc_dis, osc_rst, osc_out, tmr_out);
" Divide tmr out frequency by 2 to get approx 2 Hz clocking freq at node timdiv
timdiv.clk = tmr out;
timdiv := !timdiv;
END
```


• timing diagrams and specifications




- event clock generation circuits
 - o examples of events
 - pushing button
 - sensor firing
 - o problem: contact bounce



<u>solution</u>: "bounce-free" (or "bounce-less") switch implemented using a S.P.D.T. (single pole, double throw pushbutton and an S'R' latch






```
MODULE bf switch
TITLE 'Bounce-free Switch in ABEL'
DECLARATIONS
" Inputs are active low
!NO pin; " normally open switch contact
!NC pin; " normally closed switch contact
" Bounce-free clock output
BFC pin istype 'reg'; " can be a node instead of a pin
EQUATIONS
                            Here, we are essentially using the
BFC.D = 0;
                            D flip-flop as an S-R latch via its
BFC.CLK = 0;
                            asynchronous preset (.AP) and
BFC.AP = NO;
                            asynchronous reset (.AR) inputs
BFC.AR = NC;
END
```

Lecture Summary – Module 3-F

State Machine Design Examples: Sequence Generators


Reference: Digital Design Principles and Practices (4th Ed.), pp. 566-576


- a sequence generator state machine produces a (periodic) series of output signal assertions that constitute a pre-defined pattern
- two different design strategies
 - o minimum cost (don't cares in next states are allowed)
 - o minimum risk (unused states explicitly assigned a next state)
- character sequence display displays AbC or CbS on a 7-segment display (Moore model)




```
MODULE tv disp
TITLE 'Character Sequence Display'
DECLARATIONS
CLOCK pin;
M pin;
       " mode control
Q1..Q0 pin istype 'reg';
" 7-segment display outputs (common anode, active low)
!LA,!LB,!LC,!LD,!LE,!LF,!LG pin istype 'com';
TRUTH_TABLE ([Q1, Q0] -> [LA, LB, LC, LD, LE, LF, LG])
             [ 0, 0 ] -> [ 1,
                               1,
                                   1,
                                       0,
                                           1,
                                                    0];
                                                         " A
             [ 0, 1 ] \rightarrow [ 0,
                               Ο,
                                   1,
                                       1,
                                               1.
                                                    1];
             [ 1, 0 ] -> [ 1,
                                                         " C
                               0,
                                   Ο,
                                       1,
                                            1,
                                                    0];
                                                1,
             [ 1, 1 ] -> [ 1,
                               0,
                                   1,
                                       1,
                                            0,
                                                    1];
TRUTH_TABLE ([Q1, Q0, M] :> [Q1, Q0])
             [ 0,
                   Ο,
                       0] :> [0,
                                  1];
             [ 0,
                   0,
                       1] :> [ 1,
                                   0];
             [ 0,
                   1,
                      0]:>[1,
                                   0];
             [ 0, 1,
                      1] :> [ 1,
                                  1];
                   0, 0] :> [0,
             [ 1,
                                   0];
                   Ο,
                      1] :> [ 0,
             [ 1,
                                   1];
                   1, 0] :> [ 0,
             [ 1,
                                   0];
             [ 1,
                   1,
                       1] :> [ 1,
                                   0];
EQUATIONS
[Q1..Q0].CLK = CLOCK;
END
```

• 4-mode light sequencer – Moore model





	PS		F	PI		NS			РО	
Q2	Q1	Q0	M1	MO	Q2*	Q1*	Q0*	L2	L1	L0
0	0	0	0	0	0	0	1	0	0	0
			0	1	0	1	1			
			1	0	0	0	1			
			1	1	0	1	1			
0	0	1	0	0	0	1	0	1	0	0
			0	1	0	0	0			
			1	0	1	0	0			
			1	1	0	0	0			
0	1	0	0	0	0	1	1	0	1	0
			0	1	0	0	1			
			1	0	0	0	0			
			1	1	0	0	0			
0	1	1	0	0	0	0	0	0	0	1
			0	1	0	1	0			
			1	0	0	0	0			
			1	1	1	1	0			
1	0	0	0	0	0	0	0	1	1	0
			0	1	0	0	0			
			1	0	1	0	1			
			1	1	0	0	0			
1	0	1	0	0	0	0	0	1	1	1
			0	1	0	0	0			
			1	0	0	0	0			
			1	1	0	0	0			
1	1	0	0	0	0	0	0	0	1	1
			0	1	0	0	0			
			1	0	0	0	0			
			1	1	1	0	1			
1	1	1	0	0	0	0	0	0	0	0
			0	1	0	0	0			
			1	0	0	0	0			
			1	1	0	0	0			



```
MODULE moorelsa
TITLE 'Light Sequencer - Moore Model A'
DECLARATIONS
CLOCK pin;
M0, M1 pin;
Q2, Q1, Q0 pin istype 'reg';
L2, L1, L0 pin istype 'com';
truth_table ([Q2,Q1,Q0,M1,M0]:>[Q2,Q1,Q0])
             [ 0, 0, 0, 0, 0]:>[ 0, 0, 1];
             [ 0, 0, 0, 0, 1]:>[ 0, 1, 1];
             [ 0, 0, 0, 1, 0]:>[ 0, 0, 1];
               0, 0, 0, 1, 1]:>[ 0, 1, 1];
               0, 0, 1, 0, 0]:>[ 0, 1, 0];
             [ 0, 0, 1, 0, 1]:>[ 0, 0, 0];
             [ 0, 0, 1, 1, 0]:>[ 1, 0, 0];
             [ 0, 0, 1, 1, 1]:>[ 0, 0, 0];
             [ 0, 1, 0, 0, 0]:>[ 0, 1, 1];
             [ 0, 1, 0, 0, 1]:>[ 0, 0, 1];
               0, 1, 0, 1, 0]:>[0, 0, 0];
             [
               0, 1, 0, 1, 1]:>[ 0, 0, 0];
               0, 1, 1, 0, 0]:>[ 0, 0, 0];
             [
               0, 1, 1, 0, 1]:>[ 0, 1, 0];
             [0, 1, 1, 1, 0]:>[0, 0, 0];
             [ 0, 1, 1, 1, 1]:>[ 1, 1, 0];
             [ 1, 0, 0, 0, 0]:>[ 0, 0, 0];
             [ 1, 0, 0, 0, 1]:>[ 0, 0, 0];
             [1, 0, 0, 1, 0]:>[1, 0, 1];
             [ 1, 0, 0, 1, 1]:>[ 0, 0, 0];
             [ 1, 0, 1, 0, 0]:>[ 0, 0, 0];
               1, 0, 1, 0, 1]:>[ 0, 0, 0];
               1, 0, 1, 1, 0]:>[ 0, 0, 0];
             [
             [ 1, 0, 1, 1, 1]:>[ 0, 0, 0];
             [ 1, 1, 0, 0, 0]:>[ 0, 0, 0];
             [1, 1, 0, 0, 1]:>[0, 0, 0];
             [ 1, 1, 0, 1, 0]:>[ 0, 0, 0];
             [ 1, 1, 0, 1, 1]:>[ 1, 0, 1];
             [ 1, 1, 1, 0, 0]:>[ 0, 0, 0];
             [ 1, 1, 1, 0, 1]:>[ 0, 0, 0];
             [ 1, 1, 1, 1, 0]:>[ 0, 0, 0];
             [ 1, 1, 1, 1, 1]:>[ 0, 0, 0];
truth_table ([Q2,Q1,Q0]->[L2,L1,L0])
             [ 0, 0 ,0]->[ 0, 0, 0];
             [ 0, 0, 1]->[ 1, 0, 0];
             [ 0, 1, 0]->[ 0, 1, 0];
             [ 0, 1, 1]->[ 0, 0, 1];
             [ 1, 0, 0]->[ 1, 1, 0];
             [ 1, 0, 1]->[ 1, 1, 1];
             [ 1, 1, 0]->[ 0, 1, 1];
             [ 1, 1, 1]->[ 0, 0, 0];
EOUATIONS
[Q2..Q0].CLK = CLOCK;
END
     This realization uses 6 macrocells
```


• check alternate state/output assignments (where output functions are the state variables)

```
MODULE moorelsb
TITLE 'Light Sequencer - Moore Model B'
DECLARATIONS
CLOCK pin;
M0, M1 pin;
Q2, Q1, Q0 pin istype 'reg'; "(serve as L2, L1, L0)
truth_table ([Q2,Q1,Q0,M1,M0]:>[Q2,Q1,Q0])
             [ 0, 0, 0, 0, 0]:>[ 1, 0, 0];
             [ 0, 0, 0, 0, 1]:>[ 0, 0, 1];
             [ 0, 0, 0, 1, 0]:>[ 1, 0, 0];
             [ 0, 0, 0, 1, 1]:>[ 0, 0, 1];
             [ 0, 0, 1, 0, 0]:>[ 0, 0, 0];
             [ 0, 0, 1, 0, 1]:>[ 0, 1, 0];
             [ 0, 0, 1, 1, 0]:>[ 0, 0, 0];
             [ 0, 0, 1, 1, 1]:>[ 0, 1, 1];
             [ 0, 1, 0, 0, 0]:>[ 0, 0, 1];
             [ 0, 1, 0, 0, 1]:>[ 1, 0, 0];
             [ 0, 1, 0, 1, 0]:>[ 0, 0, 0];
             [ 0, 1, 0, 1, 1]:>[ 0, 0, 0];
             [ 0, 1, 1, 0, 0]:>[ 0, 0, 0];
             [ 0, 1, 1, 0, 1]:>[ 0, 0, 0];
             [ 0, 1, 1, 1, 0]:>[ 0, 0, 0];
             [ 0, 1, 1, 1, 1]:>[ 1, 1, 1];
             [ 1, 0, 0, 0, 0]:>[ 0, 1, 0];
             [ 1, 0, 0, 0, 1]:>[ 0, 0, 0];
             [ 1, 0, 0, 1, 0]:>[ 1, 1, 0];
             [ 1, 0, 0, 1, 1]:>[ 0, 0, 0];
             [ 1, 0, 1, 0, 0]:>[ 0, 0, 0];
             [ 1, 0, 1, 0, 1]:>[ 0, 0, 0];
             [ 1, 0, 1, 1, 0]:>[ 0, 0, 0];
             [ 1, 0, 1, 1, 1]:>[ 0, 0, 0];
             [ 1, 1, 0, 0, 0]:>[ 0, 0, 0];
             [ 1, 1, 0, 0, 1]:>[ 0, 0, 0];
             [ 1, 1, 0, 1, 0]:>[ 1, 1, 0];
             [ 1, 1, 0, 1, 1]:>[ 0, 0, 0];
             [ 1, 1, 1, 0, 0]:>[ 0, 0, 0];
             [ 1, 1, 1, 0, 1]:>[ 0, 0, 0];
             [ 1, 1, 1, 1, 0]:>[ 0, 0, 0];
             [ 1, 1, 1, 1, 1]:>[ 0, 0, 0];
EQUATIONS
[Q2..Q0].CLK = CLOCK;
END
```

```
MODULE moorelsa sd
TITLE 'Light Sequencer Using State Diagram'
M1, M0 pin;
CLOCK pin;
Q2, Q1, Q0 pin istype 'reg';
QALL = [Q2,Q1,Q0];
Α0
    = [0, 0, 0];
     = [0, 0, 1];
A1
A2
     = [0, 1, 0];
A3
     = [ 0, 1, 1];
     = [1, 0, 0];
A4
Α5
     = [ 1, 0, 1];
Α6
     = [ 1, 1, 0];
Α7
     = [ 1, 1, 1];
STATE_DIAGRAM QALL
               if (M1==0)&(M0==0) then A4
state A0:
          else if (M1==0)&(M0==1) then A1
          else if (M1==1)&(M0==0) then A4
          else if (M1==1)&(M0==1) then A1;
state A1:
               if (M1==0)&(M0==0) then A0
          else if (M1==0)&(M0==1) then A2
          else if (M1==1)&(M0==0) then A0
          else if (M1==1)&(M0==1) then A3;
state A2:
               if (M1==0)&(M0==0) then A1
          else if (M1==0)&(M0==1) then A4
          else if (M1==1)&(M0==0) then A0
          else if (M1==1)&(M0==1) then A0;
state A3:
               if (M1==0)&(M0==0) then A0
          else if (M1==0)&(M0==1) then A0
          else if (M1==1)&(M0==0) then A0
          else if (M1==1)&(M0==1) then A7;
state A4:
               if (M1==0)&(M0==0) then A2
          else if (M1==0)&(M0==1) then A0
          else if (M1==1)&(M0==0) then A6
          else if (M1==1)&(M0==1) then A0;
state A5: goto A0;
state A6:
               if (M1==0)&(M0==0) then A0
          else if (M1==0)&(M0==1) then A0
          else if (M1==1)&(M0==0) then A7
          else if (M1==1)&(M0==1) then A0;
state A7:
               if (M1==0)&(M0==0) then A0
          else if (M1==0)&(M0==1) then A0
          else if (M1==1)&(M0==0) then A0
          else if (M1==1)&(M0==1) then A0;
EQUATIONS
QALL.CLK = CLOCK;
```

Both realizations (clocked operator table and state diagram) use 3 macrocells

Mealy model



PS	PI	NS	PO
Q1 Q0	M1 M0	Q1* Q0*	L2 L1 L0
0 0	0 0	0 1	0 0 0
	0 1	1 1	0 0 0
	1 0	0 1	0 0 0
	1 1	1 1	0 0 0
0 1	0 0	1 0	1 0 0
	0 1	0 0	1 0 0
	1 0	1 0	1 0 0
	1 1	0 0	1 1 1
1 0	0 0	1 1	0 1 0
	0 1	0 1	0 1 0
	1 0	1 1	1 1 0
	1 1	0 1	0 1 1
1 1	0 0	0 0	0 0 1
	0 1	1 0	0 0 1
	1 0	0 0	1 1 1
	1 1	1 0	0 0 1

```
MODULE mealylsa
TITLE 'Light Sequencer - Mealy Model A'
                                             truth_table ([Q1,Q0,M1,M0]->[L2,L1,L0])
                                                            [0, 0, 0, 0] \rightarrow [0, 0, 0];
DECLARATIONS
CLOCK pin;
                                                            [ 0, 0, 0, 1]->[ 0, 0, 0];
M0, M1 pin;
                                                            [ 0, 0, 1, 0]->[ 0, 0, 0];
Q1, Q0 pin istype 'reg';
                                                            [0, 0, 1, 1] \rightarrow [0, 0, 0];
L2, L1, L0 pin istype 'com';
                                                            [0, 1, 0, 0] \rightarrow [1, 0, 0];
truth_table ([Q1,Q0,M1,M0]:>[Q1,Q0])
                                                            [ 0, 1, 0, 1]->[ 1, 0, 0];
              [ 0, 0, 0, 0]:>[ 0, 1];
                                                            [0, 1, 1, 0] \rightarrow [1, 0, 0];
              [ 0, 0, 0, 1]:>[ 1, 1];
                                                            [ 0, 1, 1, 1]->[ 1, 1, 1];
              [ 0, 0, 1, 0]:>[ 0, 1];
                                                            [1, 0, 0, 0] \rightarrow [0, 1, 0];
              [ 0, 0, 1, 1]:>[ 1, 1];
                                                            [1, 0, 0, 1] \rightarrow [0, 1, 0];
              [ 0, 1, 0, 0]:>[ 1, 0];
                                                            [ 1, 0, 1, 0]->[ 1, 1, 0];
              [ 0, 1, 0, 1]:>[ 0, 0];
                                                            [ 1, 0, 1, 1]->[ 0, 1, 1];
              [ 0, 1, 1, 0]:>[ 1, 0];
                                                            [ 1, 1, 0, 0]->[ 0, 0, 1];
              [ 0, 1, 1, 1]:>[ 0, 0];
                                                            [1, 1, 0, 1] \rightarrow [0, 0, 1];
              [ 1, 0, 0, 0]:>[ 1, 1];
                                                            [ 1, 1, 1, 0]->[ 1, 1, 1];
              [ 1, 0, 0, 1]:>[ 0, 1];
                                                            [ 1, 1, 1, 1]->[ 0, 0, 1];
              [ 1, 0, 1, 0]:>[ 1, 1];
              [ 1, 0, 1, 1]:>[ 0, 1];
                                             EQUATIONS
              [ 1, 1, 0, 0]:>[ 0, 0];
                                             [Q1..Q0].CLK = CLOCK;
                                             END
              [ 1, 1, 0, 1]:>[ 1, 0];
              [ 1, 1, 1, 0]:>[ 0, 0];
              [ 1, 1, 1, 1]:>[ 1, 0];
```

This realization uses 5 macrocells

check alternate Mealy state/output assignments

```
MODULE mealylsb
TITLE 'Light Sequencer - Mealy Model B'
DECLARATIONS
CLOCK pin;
M0, M1 pin;
Q1, Q0 pin istype 'reg';
L2, L1, L0 pin istype 'com';
truth_table ([Q1,Q0,M1,M0]:>[Q1,Q0])
              [ 0, 0, 0, 0]:>[ 0, 1];
              [ 0, 0, 0, 1]:>[ 0, 1];
              [ 0, 0, 1, 0]:>[ 0, 1];
              [ 0, 0, 1, 1]:>[ 0, 1];
              [ 0, 1, 0, 0]:>[ 1, 0];
              [ 0, 1, 0, 1]:>[ 1, 0];
              [ 0, 1, 1, 0]:>[ 1, 0];
              [ 0, 1, 1, 1]:>[ 1, 0];
              [ 1, 0, 0, 0]:>[ 1, 1];
              [ 1, 0, 0, 1]:>[ 1, 1];
              [ 1, 0, 1, 0]:>[ 1, 1];
              [ 1, 0, 1, 1]:>[ 1, 1];
              [ 1, 1, 0, 0]:>[ 0, 0];
              [ 1, 1, 0, 1]:>[ 0, 0];
              [ 1, 1, 1, 0]:>[ 0, 0];
              [ 1, 1, 1, 1]:>[ 0, 0];
truth_table ([Q1,Q0,M1,M0]->[L2,L1,L0])
              [0, 0, 0, 0] \rightarrow [0, 0, 0];
              [0, 0, 0, 1] \rightarrow [0, 0, 0];
              [0, 0, 1, 0] \rightarrow [0, 0, 0];
              [ 0, 0, 1, 1]->[ 0, 0, 0];
              [ 0, 1, 0, 0]->[ 1, 0, 0];
              [ 0, 1, 0, 1]->[ 0, 0, 1];
              [ 0, 1, 1, 0]->[ 1, 0, 0];
              [ 0, 1, 1, 1]->[ 0, 0, 1];
              [ 1, 0, 0, 0]->[ 0, 1, 0];
              [ 1, 0, 0, 1]->[ 0, 1, 0];
              [1, 0, 1, 0] \rightarrow [1, 1, 0];
              [1, 0, 1, 1] \rightarrow [0, 1, 1];
              [ 1, 1, 0, 0]->[ 0, 0, 1];
              [ 1, 1, 0, 1]->[ 1, 0, 0];
              [ 1, 1, 1, 0]->[ 1, 1, 1];
              [ 1, 1, 1, 1]->[ 1, 1, 1];
EQUATIONS
[Q1..Q0].CLK = CLOCK;
END
```

```
\frac{00}{001}, \frac{01}{100}, \frac{1d}{111}

01

\frac{0d}{010}, \frac{10}{110}, \frac{11}{011}

10

\frac{d0}{100}, \frac{d1}{001}
```

```
MODULE mealylsb_sd
TITLE 'Mealy Model B w/ State Diagram'
DECLARATIONS
M0, M1 pin;
CLOCK pin;
Q1, Q0 pin istype 'reg';
L2, L1, L0 pin istype 'com';
" State definitions
QALL = [Q1,Q0];
     = [ 0, 0];
A1
     = [0, 1];
A2
     = [ 1, 0];
A3
     = [ 1, 1];
state_diagram QALL
state A0: goto A1;
state A1: goto A2;
state A2: goto A3;
state A3: goto A0;
truth_table ([Q1,Q0,M1,M0]->[L2,L1,L0])
              [ 0, 0, 0, 0]->[ 0, 0, 0];
              [ 0, 0, 0, 1]->[ 0, 0, 0];
              [ 0, 0, 1, 0]->[ 0, 0, 0];
              [ 0, 0, 1, 1]->[ 0, 0, 0];
              [ 0, 1, 0, 0]->[ 1, 0, 0];
              [ 0, 1, 0, 1]->[ 0, 0, 1];
              [ 0, 1, 1, 0]->[ 1, 0, 0];
              [ 0, 1, 1, 1]->[ 0, 0, 1];
              [ 1, 0, 0, 0]->[ 0, 1, 0];
             [ 1, 0, 0, 1]->[ 0, 1, 0];
              [ 1, 0, 1, 0]->[ 1, 1, 0];
              [ 1, 0, 1, 1]->[ 0, 1, 1];
              [1, 1, 0, 0] \rightarrow [0, 0, 1];
              [1, 1, 0, 1] \rightarrow [1, 0, 0];
              [ 1, 1, 1, 0]->[ 1, 1, 1];
              [ 1, 1, 1, 1]->[ 1, 1, 1];
EQUATIONS
QALL.CLK = CLOCK;
END
```

Both realizations (clocked operator table and state diagram) use 5 macrocells

conclusions


- o choosing the "right" state variable assignment and machine model can make a significant difference in the PLD resources consumed and the amount of work required
- o the only formal way to find the "best" assignment is to try all of the assignments
- o experience is needed to do this well (see text for guidelines)
- o there is no substitute for practice (developing "applied intuition")

Lecture Summary – Module 3-G

State Machine Design Examples: Counters and Shift Registers

Reference: Digital Design Principles and Practices (4th Ed.), pp. 710-721, 727-736


- the term *counter* is used for any clocked sequential circuit whose state diagram contains a *single cycle*
 - o the *modulus* of a counter is the number of states in the cycle a counter with M states is called a *modulo-M counter* (or sometimes a *divide-by-M counter*)
 - o a synchronous counter connects all of its flip-flop clock inputs to the same common CLOCK signal, so that all the flip-flop outputs change state simultaneously
 - UP counter K^{th} bit next state: $Q_K^* = Q_K \oplus (Q_{K-1} \cdot Q_{K-2} \cdot ... \cdot Q_1 \cdot Q_0)$
 - o DOWN counter Kth bit next state: $Q_K^* = Q_K \oplus (Q'_{K-1} \cdot Q'_{K-2} \cdot ... \cdot Q'_1 \cdot Q'_0)$
 - o ABEL program for 8-bit UP/DOWN counter



ABEL program for 8-bit resettable UP counter


```
MODULE rcnt8u
TITLE 'Resettable 8-bit Binary UP Counter'
DECLARATIONS
Q0..Q7 pin istype 'reg';
R, CLOCK pin;
" if R=1, next state will be 00...0
EQUATIONS
Q0 := !R \& !Q0;
Q1 := !R & (Q1 $ Q0);
Q2 := !R & (Q2 $ (Q1&Q0));
Q3 := !R & (Q3 & (Q2&Q1&Q0));
Q4 := !R & (Q4 $ (Q3&Q2&Q1&Q0));
Q5 := !R & (Q5 $ (Q4&Q3&Q2&Q1&Q0));
Q6 := !R & (Q6 $ (Q5&Q4&Q3&Q2&Q1&Q0));
Q7 := !R & (Q7 $ (Q6&Q5&Q4&Q3&Q2&Q1&Q0));
[Q0..Q7].CLK = CLOCK;
END
```

- a shift register whose state diagram is *cyclic* is called a *shift-register counter* (i.e., does not count "up" or "down")
 - o self-correcting ring counter




self-correcting Johnson counter

```
MODULE john4sc
TITLE 'Self-Correcting 4-bit
Johnson Counter'
DECLARATIONS
CLOCK pin;
Q0..Q3 pin istype 'reg';
R = !Q3&!Q0; " match 0dd0
EQUATIONS
Q3 := !R&Q2;
Q2 := !R&Q1;
Q1 := !R&Q0;
" Loads 0001 as next state when
" current state is 0dd0
Q0 := !R&!Q3 # R;
[Q0..Q3].CLK = CLOCK;
END
```




• state decoding


o ring – none ("one hot"), glitch-free



○ Johnson – 2n two-input AND or NAND gates, glitch-free



o comparison with binary counter state decoding – not glitch-free




o n-bit counter with 2ⁿ states that can be decoded glitch-free: Gray-code

Lecture Summary – Module 3-H


State Machine Design Examples: Sequence Recognizers

Reference: Digital Design Principles and Practices (4th Ed.), pp. 580-587

- a sequence recognizer state machine responds to a pre-defined input pattern of signal assertions and produces corresponding output signal assertions
- use of Moore model generally preferred
- special states
 - o final state of accepting sequence (pattern being recognized)
 - o trap state
- simple embedded sequence recognizer



- digital combination lock
 - o fixed ("hard wired") combination
 - o three input signals
 - X combination data
 - R (synchronous) relock
 - RESET asynchronous reset (only way out of trap state)
 - o three output signals
 - LOCKED
 - UNLOCKED
 - ALARM
 - o Moore model
 - (initial) "locked" state
 - six states to accept combo
 - "alarm" state
 - total states needed: 8
 - o types of states
 - accepting sequence (entering combination)
 - final state (sequence correctly entered)
 - trap state (error made while entering combination)



```
MODULE dcl
                                                     STATE DIAGRAM QALL
TITLE 'Digital Combination Lock'
                                                      state A0:
                                                                            if (R==1) then A0
            "combination data input"
X pin;
                                                                else if (R==0)&(X==0) then A7
R pin;
            "relock input"
                                                                else if (R==0)&(X==1) then A1;
            "asynchronous reset"
RESET pin;
CLOCK pin;
                                                     state A1:
                                                                            if (R==1) then A0
Q2, Q1, Q0 pin istype 'reg';
                                                                else if (R==0)&(X==0) then A2
LOCKED pin istype 'com'; "LOCKED indicator"
                                                                else if (R==0)&(X==1) then A7;
UNLOCKED pin istype 'com'; "UNLOCKED indicator"
ALARM
        pin istype 'com'; "ALARM indicator"
                                                     state A2:
                                                                            if (R==1) then A0
                                                                else if (R==0)&(X==0) then A7
QALL = [Q2,Q1,Q0];
                                                                else if (R==0)&(X==1) then A3;
A0 = [0, 0, 0];
A1
     = [ 0, 0, 1];
                                                     state A3:
                                                                            if (R==1) then A0
    = [ 0, 1, 0];
A2
                                                                else if (R==0)&(X==0) then A7
A3
    = [0, 1, 1];
                                                                else if (R==0)&(X==1) then A4;
   = [ 1, 0, 0];
Α4
Α5
   = [ 1, 0, 1];
     = [ 1, 1, 0];
                                                     state A4:
                                                                            if (R==1) then A0
     = [ 1, 1, 1];
Α7
                                                                else if (R==0)&(X==0) then A7
                                                                else if (R==0)&(X==1) then A5;
EQUATIONS
                                                     state A5:
                                                                            if (R==1) then A0
                                                                else if (R==0)&(X==0) then A6
QALL.CLK = CLOCK;
                                                                else if (R==0)&(X==1) then A7;
QALL.AR = RESET;
                                                     state A6: if (R==1) then A0;
LOCKED = !Q2&!Q1&!Q0;
UNLOCKED = Q2&Q1&!Q0;
ALARM = Q2&Q1&Q0;
                                                     state A7: goto A7;
                                                     END
```