# Arctic Sound-P Product Family Heatmap / What to Expect Guide

Intel Corporation August 2021

Reference Number: 642017 Revision Number: WW33'21

**Intel Confidential** 



### Legal Disclaimer

Notice: This document contains information on products in the design phase of development. The information here is subject to change without notice. Do not finalize a design with this information.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at Intel.com, or from the OEM or retailer..

No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Warning: Altering PC clock or memory frequency and/or voltage may (i) reduce system stability and use life of the system, memory and processor; (ii) cause the processor and other system components to fail; (iii) cause reductions in system performance; (iv) cause additional heat or other damage; and (v) affect system data integrity. Intel assumes no responsibility that the memory, included if used with altered clock frequencies and/or voltages, will be fit for any particular purpose. Check with memory manufacturer for warranty and additional details.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit http://www.intel.com/performance.

Cost reduction scenarios described are intended as examples of how a given Intel- based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

Results have been estimated or simulated using internal Intel analysis or architecture simulation or modeling and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance.

Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate.

Intel is a sponsor and member of the Benchmark XPRT Development Community and was the major developer of the XPRT family of benchmarks. Principled Technologies is the publisher of the XPRT family of benchmarks. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting www.intel.com/design/literature.htm Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2021, Intel Corporation. All Rights Reserved.

Revision: WW33

Reference Number: 642017 Intel Confidential

#### Notes

- Public release notes for oneAPI available here: <u>https://software.intel.com/content/www/us/en/develop/articles/intel-oneapi-toolkit-release-notes.html</u>
- Intel® oneAPI section will cover differences from public release (above) using Arctic Sound-P NDA release
- All other Arctic Sound-P documentation is in IRC: <a href="https://registrationcenter.intel.com/en/products/">https://registrationcenter.intel.com/en/products/</a> (after registering with the following link once to get access approval <a href="https://registrationcenter.intel.com/en/forms/?productid=3476">https://registrationcenter.intel.com/en/forms/?productid=3476</a>).
- This document centers on features and functionality; it does not cover performance targets.



#### Definitions (1/2)

- A1: Refers to any hardware native features or components of ATS-P A1 SDV cards.
- Alpha: Refers to any software native features or components in the Alpha software release.
- **BO**: Refers to any hardware native features or components of ATS-P BO SDV cards and implies a pairing between BO cards & Alpha software.
- Beta: Refers to any software native features or components in the Beta software release; implies a BO cards + Beta software combination.

#### Definitions (2/2)

- Color-coding table
  - Green: Fully Functional no known sightings impacting Si or SW functionality
  - Yellow: Partially Functional sightings impacting Si or SW functionality.
     Details captured in notes
  - Red: Not Functional not functional on Si & SW. Details captured in notes
  - Grey: Not Available feature not supported on ATS-P





#### Arctic Sound-P Test Capability (1/4)



Card Areas	A1	Alpha	ВО	Beta	Notes
Memory	Known RAS bugs (boot PPR, PCLS) to be fixed in B0.		RAS PPR, PCLS bug fixes verified on B0. PPR FW enabling in progress		Trained at 2.8 GT/s on 2T, Performance modes, Power Management, RAS, Electrical Validation , Stress Validation; known memory bandwidth limitation affecting performance – please refer to the performance guide
PCle	Known compliance failures on A0. Receiver Errors and corner case Surprise Link Down issue under debug		No known functional issues on B0. Receiver and link down issues resolved. PCI Express* (PCIe*) register compliance (CV4 test suite) issues exist. Incorrect register attributes.		Data integrity, Link Power management, Link stability, Compliance, Stress Validation, Electrical Validation
MDFI	Pending Validation with Slow/Fast parts. Need more execution hours for stress validation		MDFI interface fully validated. Meeting spec margins.		Trained at 2.8 GT/s, Data integrity Validation, Electrical Validation, Stress Validation. Performance monitoring is broken.

ountries. intel.

#### Arctic Sound-P Test Capability (2/4)



Card Areas	A1	Alpha	В0	Beta	Notes
Reset	Unbind hangs during unbind /FLR/bind				Cold Reset, Warm Reset, S3/S4/S5, FLR
Security					CSC, DRNG
			PCI Express* (PCIe*) deadlock fix verified on		
	SW WA in place for PCIe		B0.		
	deadlock bug. Synthetic stress failures		All stress testing completed on A-Step,		
Concurrency	under debug		WIP on B0.		Stresses PCIe, Memory, MDFI, PM, RAS flows concurrently
•					
	GPU hangs when				
CDUID	software uses atomic		Sama as A star. Sitt		Multi Context, Systolic, Compute Atomics, Large GRF, Bfloat, Copy Host to
GPU IP	compare-and-exchange		Same as A step – SW WA Available		Local memory

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.
\*Other names and brands may be claimed as the property of others. Copyright © 2021, Intel Corporation.

#### Arctic Sound-P Test Capability (3/4)



Card Areas	A1	Alpha	ВО	Beta	Notes
Power Management	No issues with 1T RC6. 2T RC6 corner case issue under debug.		2T RC6 bug fix verified on B0. PMAX enabled.		RC6, Power Budgeting, P-States, Thermal, Converged Telemetry checkout, PMAX
Other functional features	Known bugs to be fixed in BO for 2T		SRIOV B0 bug fix verified Supporting programmable media functionality		SRIOV, Reset, FLR, Clock Gating, Power Gating, GV/CPD, Decode, Encode, Transcode, Media Reset
Power/Performance	Asymmetric config Thread dispatcher bug to be fixed in B0.				Asymmetric config (448/480EU); HBM memory efficiency
Interoperability				Support targeted for future software release	External Fabric Support, InfiniBand Fabric Support

#### Arctic Sound-P Test Capability (4/4)



Card Areas	A1	Alpha	ВО	Beta	Notes
DCI Everyoos* (DCIo*) borrdwidth					There are multiple levels of workarounds for A1 parts implemented in
PCI Express* (PCIe*) bandwidth test					the software stack, please check Arctic Sound Software release notes for more details.
RC6					
					Workaround: Insert a memory read operation in the atomic polling
Atomic compare-and-exchange					loop of every thread, so that a bubble is created that enables the instruction cache miss request to complete.
IFWI OS Command Line Tool					'
Update					
AMC OS Command Line Update					
Tool					
Host IFWI update					Host system BIOS update
					Older KMD had page tables for HBM residing on Tile 0, leading to
Tile 0 performs better than Tile					better performance when running on Tile 0 vs. Tile 1. Plan to test on
1			Not tested yet		B0
Memory allocation limited to					Workaround for OpenMP offload: -fopenmp-targets=spir64 -
4GB			Not tested yet		Xopenmp-target-linker "cl-intel-greater-than-4GB-buffer-required"
Advisor Multi-tile profiling					
support			Not tested yet		Advisor currently only profiles Tile 0
VTune Multi-tile profiling			N		For the all the second
support			Not tested yet		For implicit scaling, all tasks currently attributed to Tile 0
oneMKL Level 2 and 3 BLAS			N		We have a decorated and
routines on LO			Not tested yet		Workaround: use OpenCL backend
GDB Tool					Targeted for Beta

#### Gfx SW Test Capability



Card Areas	A1	Alpha	B0 + Alpha 1	Beta	Notes
Ultra Low Latency Submissions (ULLS)					Alpha+ SW will need environment variable to enable. Beta SW will have it as default
Multi-tile LO implicit scaling					Concurrent kernel can't be executed with implicit scaling
OCL multiple devices support					Env variable needed to enable: EnableMultiRootDeviceContexts=1. known corner case functional and performance bugs.
SRIOV			All HW bugs fixed		
EU Debugger			HW supports debug of single context		LO based tech preview only

### Intel® oneAPI Toolkits Test Capability



Card Areas	<b>A1</b>	Alpha	B0 + Alpha 1	Beta	Notes
				Performance	
Base Toolkit				optimizations	
- Vtune*					The NDA build supports Arctic Sound
- Advisor	1T	1T	1T		2T support will be added in Beta.
- MKL					
- Intel Distribution of GDB					A1 has HW bug. B0 has functional fix for debugger but not for performance.
- DPC++					DPCT is available for customers to migrate their code to DPC++.
HPC Toolkit				Performance optimizations	
- Ice Lake					
- IFX					https://software.intel.com/content/www/us/en/develop/articles/fortran-language-and-openmp-features-in-ifx.html
- MPI					
AI/Analytics Toolkit				Performance optimizations	
- Intel® Optimization for PyTorch*					
- Intel® Optimization for TensorFlow*					
- Intel® Low Precision Optimization Tool					Q4 will have the GPU support in v1.6
Open Vino				Performance optimizations	The full support would be added in 2022.1 in Q4.

##