


2024/11/18 4026018

Homework 1



1. How many timing paths are there?
2. How many path groups are there?
3. Assume (FF2, C3) is the critical path, given $T(\text{setup})$, $T(\text{hold})$, $T(\text{cp-q})$, $T(\text{inv-delay})$, $T(\text{c3})$, $T(\text{c4})$
 1. What's the minimum requirement of $T(\text{hold})$?
 2. What's the maximum clock frequency of the circuit?

1. 6

2. 2

$$3.(1) \begin{cases} T(\text{cp-q}) + T(\text{c3}) > T(\text{hold}) + 2T(\text{inv-delay}) \\ T(\text{cp-q}) + T(\text{c4}) > T(\text{hold}) + 2T(\text{inv-delay}) \end{cases}$$

$$\therefore \begin{cases} T(\text{hold}) < T(\text{cp-q}) + T(\text{c3}) - 2T(\text{inv-delay}) \\ T(\text{hold}) < T(\text{cp-q}) + T(\text{c4}) - 2T(\text{inv-delay}) \end{cases}$$


$$(2) \begin{cases} T(\text{cp-q}) + T(\text{c3}) < T(\text{clk}) - T(\text{setup}) + 2T(\text{inv-delay}) \\ T(\text{cp-q}) + T(\text{c4}) < T(\text{clk}) - T(\text{setup}) + 2T(\text{inv-delay}) \end{cases}$$

$$f = \frac{1}{T(\text{clk})}$$

$$\therefore f < \frac{1}{T(\text{setup}) + T(\text{cp-q}) + T(\text{c3}) - 2T(\text{inv-delay})}$$

$$f < \frac{1}{T(\text{setup}) + T(\text{cp-q}) + T(\text{c4}) - 2T(\text{inv-delay})}$$

Homework 2



Input delay: $T(\text{in_delay})=1\text{ns}$
 INV delay: $T(\text{inv_max})=1\text{ns}$ $T(\text{inv_min})=0.5\text{ns}$
 Buffer delay: $T(\text{buf_max})=2\text{ns}$ $T(\text{buf_min})=1\text{ns}$
 NAND2 delay: $T(\text{nan_max})=1.8\text{ns}$ $T(\text{nan_min})=0.9\text{ns}$
 NOR2 delay: $T(\text{nor_max})=2\text{ns}$ $T(\text{nor_min})=1\text{ns}$
 Transfer time of Flip-Flop: $T(\text{cq_max})=4\text{ns}$ $T(\text{cq_min})=1\text{ns}$
 Setup time: $T(\text{setup})=3\text{ns}$ hold time: $T(\text{hold})=1\text{ns}$

Question:

1. Is there any timing violation in the circuit? (the setup time and hold time of F1 and F2)
2. What's the maximum clock frequency of the circuit?

1. Yes 从 F_2 至 F_1 , 会出现数据在 F_1 hold 阶段变化的情况

$$2. \begin{cases} 2 \times 1 + 4 + 1 + 2 < T - 3 \\ 4 + 1.8 < T - 3 + 2 \times 0.5 \\ 2 + 4 + 1.8 + 2 + 2 < T - 3 + 1 \end{cases} \Rightarrow \begin{cases} T > 13 \\ T > 7.8 \\ T > 13.8 \end{cases} \Rightarrow \begin{cases} f < 76.92\text{MHz} \\ f < 128.21\text{MHz} \\ f < 72.46\text{MHz} \end{cases}$$

\therefore maximum clock frequency is 72.46MHz