
Homework 1



- 1. How many timing paths are there?
- 2. How many path groups are there?
- 3. Assume (FF2,C3) is the critical path, given T(setup), T(hold), T(cp-q), T(inv-delay), T(c3), T(c4)
 - 1. What's the minimum requirement of T(hold)?
 - 2. What's the maximum clock frequency of the circuit?

3.(1)
$$[T(cp-g)+T(cs)>T(hold)+2T(inv-delay)$$

 $T(cp-g)+T(c4)>T(hold)+2T(mv-delay)$


(2)
$$(T(cp-8)+T(c3)< T(clk)-T(setup)+2T(inv-delay)$$

 $T(cp-8)+T(c4)< T(clk)-T(setup)+2T(inv-delay)$
 $f=\frac{1}{T(clk)}$

$$\frac{1}{T(\text{setup}) + T(\text{cp-}\text{fr}) + T(\text{cs}) - 2T(\text{inv-delay})}$$

$$\frac{1}{T(\text{setup}) + T(\text{cp-}\text{g}) + T(\text{c4}) - 2T(\text{inv-delay})}$$

Homework 2



Input delay: T(in_delay)=1ns

INV delay: T(inv_max)=1ns T(inv_min)=0.5ns Buffer delay: T(buf_max)=2ns T(buf_min)=1ns

Buffer delay: T(buf_max)=2ns T(buf_min)=1ns NAND2 delay: T(nan_max)=1.8ns T(nan_min)=0.9ns

NOR2 delay: T(nor_max)=2ns T(nor_min)=1ns
Transfer time of Flip-Flop: T(cq_max)=4ns T(cq_min)=1ns

Transfer time of Flip-Flop: T(cq_max)=4ns T(cq_min)=1 Setup time: T(setup)=3ns hold time: T(hold)=1ns

Question:

- 1. Is there any timing violation in the circuit? (the setup time and hold time of F1 and F2)
- 2. What's the maximum clock frequency of the circuit?

1. Tes 从厅至下,会出现数据在下,加付阶段变化的情况

... maximum clock frequency is 72.46Mlfz