Multiprocessor Performance : Shared Memory Organisation

m processors b memory banks

- Processors are statistically independent (II)
- Mem. requests are II and randomly distributed in the range $1, \ldots, b$
- Each p_i (processor i) generates one memory reference per cycle with probability Y
- X : probability that a bank is busy
- Memory cycle time is constant II
- Bank cycle time is C



II

To keep track of the state of a bank, a reservation of C cycles is placed on a bank when it is accessed.

- In each subsequent cycle the remaining reservation on the bank is decremented by one until it reaches 0, at which time the bank is free.



Assuming that processors are statistically ⫫ & identical, it is sufficient to model a single processor

Model tracks 2 quantities.

(a) # of reservation cycles remaining on the requested bank if it is busy

(b) # of pending requests in the queue of a busy bank.

So, each bank has a queue to hold the pending requests.

- We restrict our attention to the case where the max length of the queue attached to a bank is 2.

Define a Markov chain as follows.

Let the random variable X_t = 0, if proc. is free
= i, if the proc is blocked on a busy bank that is reserved for i additional cycles



i cycles are ahead for the bank to become free.

$Y_t = 0$, if the rear. bank is free
$= j$, if the bank is busy & there are j processors blocked on this bank.

Note: The proc that is currently serviced is not blocked & therefore not included in the above count j.

Then, $\{X_t, Y_t\}$ is a Markov chain with the transition probabilities,

$$P(ij, kl) = \text{Prob}\left[X_{t+1} = k,\ Y_{t+1} = l \,\middle/\, X_t = i\ \ Y_t = j \right]$$

(xy xy)

- Probability that a free proc makes a request to a busy bank is $\frac{Y}{X}$.

define: $\alpha = \left(\frac{Y}{C}\right)$: prob of a req is uniformly distributed in the range $1, \ldots, C$.



(*) $p(00, i1) = \alpha$, $\forall\ 1 \le i \le c$



- When the system is in a blocked state $(i,1)$,

(*) a new rearvest may arrive at the same bank.

we assume:

$$p(i1, (i-1)2) = \beta = \left(\frac{m\gamma}{2b}\right), \quad 2 \le i \le c$$



$$\left(\frac{m\gamma}{2}\right)\frac{1}{b} = \beta$$



With 2 requests pending in the queue one is selected at random. If the accepted request belongs to the processor being modeled, the transition is to state (00), indicating that the processor is free

When the system is in state (11) - just one cycle before the bank is free & a new req. arrives (with prob β) there are again 2 requests & one is accepted at random (with prob 1/2)


α
α
α
(1-β)
(1-β)
00
11
xy
21
31
C1
1-β/2
β/2
(1-dc)
(½)
(½)
β
12
1
22
1
C+1 2
β
Discrete Time
Markov Chain

From the above diagram, following set of balance equations are obtained,

$$P(00) = (1-\alpha c)\,P(00) + (1-\tfrac{\beta}{2})\,P(11) + \tfrac{1}{2}P(12)$$

$$P(i1) = \alpha P(00) + (1-\beta)\,P(i+1\,1), \quad 1 \le i \le c-1$$

$$P(c1) = \alpha P(00) + \tfrac{\beta}{2} P(11) + \tfrac{1}{2} P(12)$$

$$P(i2) = \beta P(i+1\,1) + P(i+1\,2), \quad 1 \le i \le c-2$$

$$P(c-1\,2) = \beta P(c1)$$

Solve these to determine $P(00)$.

We define:

$$\text{Acceptance ratio (AR)} = \frac{r \cdot p(00)}{r\,p(00) + (1 - p(00))}$$

Bandwidth (total # of accepted requests for the m processors)

$$= m \cdot r \cdot p(00).$$





r = 0.8
c = 16



r = 0.8
c = 16

P(0,0)

Lt AR = ? →
b→∞