

# Analog Electronics


## Assignment



Title: Design and Implementation of a Multi-stage Amplifier and Filtering circuit

Batch Number: CSNE Y2S1 (WE)

Group Number: WE\_03



**Declaration:**

We hold a copy of this assignment that we can produce if the original is lost or damaged.

We hereby certify that no part of this assignment has been copied from any other group's work or from any other source. No part of this assignment has been written / produced for our group by another person except where such collaboration has been authorized by the subject lecturer/tutor concerned.

**Group Members:**

IT23184176

Wanniarachchi C P

.....

signature



IT21258176

Fernando W.W.S.M


.....

signature



**Submitted on: <06/10/2024>**

# High Pass Filter



The cutoff frequency of  $f_c$  for a high-pass filter is determined by the resistor  $R$  and capacitor  $C$  in the circuit. The formula is,

$$f_c = \frac{1}{2\pi RC}$$

$$RC = \frac{1}{2\pi f_c}$$
$$= \frac{1}{2 \times \pi \times 1000}$$

$$= 1.592 \times 10^{-6}$$

$$\approx (72) \times (2.2 \times 10^{-6})$$


$$\text{Let } R = 72\Omega$$

$$\text{Therefore, } C = 2.2\mu F$$

$f_c$  – High Pass cut off frequency = 1KHz

This ensures that signals with frequencies below 1 kHz are attenuated, while signals above 1 kHz pass through.

# Low Pass Filter



For a low-pass filter, the cutoff frequency of  $f_c$  is also determined by the resistor  $R$  and capacitor  $C$

$$f_c = \frac{1}{2\pi RC}$$

$$RC = \frac{1}{2\pi f_c}$$

$$= \frac{1}{2 \times \pi \times 15000}$$

$$= 1.061 \times 10^{-6}$$

$$\approx (5) \times (2.2 \times 10^{-6})$$


*Let  $R = 5\Omega$*

*Therefore,  $C = 2.2\mu F$*

$f_c$  – Low Pass cut off frequency = 15KHz

This allows signals with frequencies below 15 kHz to pass through, while frequencies above 15 kHz are attenuated.

# Transistor-Based Common Emitter Amplifier





\* $V_{cc}=9V$

Transistor- BC547 – Low current amplification

- High current gain
- Low noise

**(DC stage analysis)**






**Figure 2. Transfer Characteristic**

3C547 / BC548 / BC549 / BC550 -

Active



**Figure 3. DC Current Gain**

## Thevenin Resistance ( $R_{TH}$ ):

When resistors  $R_1$  and  $R_2$  are arranged in parallel, the Thevenin equivalent resistance  $R_{TH}$  is calculated using:

$$R_{TH} = R_1 || R_2 = \frac{R_1 R_2}{R_1 + R_2} = \frac{33k \times 3.5k}{33k + 3.5k} = 3.16438356164 \text{ kohm}$$

This resistance reflects the equivalent resistance seen by the transistor base, simplifying the biasing network

## Thevenin Voltage ( $V_{TH}$ )

The Thevenin equivalent voltage  $V_{TH}$  across  $R_2$  and  $R_1$  is given by:

$$V_{TH} = \frac{R_2}{R_1 + R_2} V_{CC} = \frac{3.5k}{3.5k + 33k} \cdot 9V = 0.8630136$$

This voltage is used to set the bias point of the transistor.

$$V_{TH} = R_{TH} I_H + V_{BE} + R_E I_E; I_E = (\beta + 1) I_B$$

$$\text{Therefore } V_{TH} = R_{TH} I_H + V_{BE} + R_E I_E; I_E = (\beta + 1) I_B$$

$$V_{TH} = R_{TH} I_B + V_{BE} + R_E (\beta + 1) I_B$$

## **Base Current**

The base current  $I_B$  is calculated using the following formula.

$V_{BE}$  - Base-Emitter voltage

$R_E$  Emitter resistance

$\beta$  - transistor's current gain(which is got from the data sheet):

$$I_B = \frac{V_{TH} - V_{BE}}{R_{TH} + R_E(\beta + 1)} ; \beta = 303.9615846(\text{from data sheet})$$
$$= \frac{0.8630136 - 0.683191}{3016438356164 \times 10^4 + 25(303.9615846 + 1)} = 16.668 \mu A$$

From this calculated base current, we can calculate the collector and emitter current


## **Collector current**

Collector current and base current is related through current gain  $\beta$ ,

$$I_c = \beta I_B = 5.0664 mA$$

## **Emitter Current**

$$I_E = (\beta + 1)I_B = 5.083 mA$$



## Input Resistance ( $r_\pi$ ) and $Z_{ib}$ :

In small signal model of the transistor input resistance  $r_\pi = Z_{ib}$ , (The dynamic resistance looking into the base. )

( $V_T$  = thermal voltage-nearly 25mV at room temperature)

$$r_\pi = Z_{ib} = \frac{V_T}{I_B} = \frac{25mV}{16.66\mu A} = 1.5006002 \text{ k}\Omega$$

## Input Impedance ( $Z_i$ ):

The overall input impedance  $Z_i$  of the circuit is the resistances  $R_1$ ,  $R_2$ , and  $Z_{ib}$  (or  $r_\pi$ ).

Simply the total impedance seen by the input signal at the base of the transistor.

$$Z_i = R_1 || R_2 || Z_{ib}$$

$$\frac{1}{Z_i} = \frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{Z_{ib}}$$

$$Z_i = 998.432562 \Omega$$

## Voltage Gain ( $A_v$ ):

The voltage gain of the common emitter amplifier can be calculated by,

( $R_C || R_L$  is the parallel combination of the collector resistor  $R_C$  and the load resistor  $R_L$ )

$$A_v = \frac{V_o}{V_i} = \frac{V_b}{V_i} \cdot \frac{V_o}{V_b} ; \frac{V_b}{V_i} = \frac{Z_i}{R_E + Z_i} ; V_b = r_\pi i_b ; V_o = -\beta I_b (R_C || R_L)$$

$$\text{therefore } \frac{V_o}{V_b} = \frac{-\beta I_b (R_C || R_L)}{r_\pi i_b} = \frac{-\beta (R_C || R_L)}{r_\pi}$$

$$R_C || R_L = (1k\Omega || 680\Omega) = 404.761904\Omega$$

$$\begin{aligned}
 A_v &= \frac{V_b}{V_i} \cdot \frac{V_o}{V_b} \\
 &= \frac{Z_i}{R_E + Z_i} \cdot \frac{-\beta(R_C || R_L)}{r_\pi} \\
 &= \frac{(303.9615846 \times 404.761904)}{1.5006002 \times 1000} = -81.988573
 \end{aligned}$$

The negative sign indicates a 180-degree phase shift between the input and output signals, typical of common emitter amplifiers

## **Calculating cutoff frequency of C1 coupling capacitor**

$$\begin{aligned}
 f_c &= \frac{1}{2\pi X_c} \\
 \frac{1}{2\pi Z_i} &= \frac{1}{2 * \frac{22}{7} * 0.22\mu * 998.43\Omega} = 724.569 \text{ Hz}
 \end{aligned}$$

## **Calculating cutoff frequency of C2 coupling capacitor**

$$\begin{aligned}
 f_c &= \frac{1}{2\pi X_c} \quad ; X_c = Z_o = R_C || R_L = 404.76\Omega \\
 &= \frac{1}{2\pi Z_i} = \frac{1}{2 * \frac{22}{7} * 0.47\mu * 404.76\Omega} = 836.61 \text{ Hz}
 \end{aligned}$$

## **Choosing bypass capacitor value**

Our target to effectively bypass the emitter resistor  $R_E$  at the desired frequency( $f_c$ ).

$f_c$  -> The frequency at which we want the capacitor to start bypassing  $R_E$ .

(Typically this is chosen to be around the lower cut off frequency of the amplifier)

For 1kHz -> let's select  $f_c=835.27\text{Hz}$ (in parallel to get the cap value from market).

$$\begin{aligned}
 \text{So, } C_E &\geq \frac{1}{2\pi f_c R_E} \\
 &\geq \frac{1}{2\pi * 835.27 \text{ Hz} * 25\Omega} = 7.62172 \mu\text{F}
 \end{aligned}$$

So we selected  $10\mu\text{F}$  which is  $\geq 7.62172\mu\text{F}$

## **IC Range for Common-Emitter Amplifiers( for small signal amplifiers)**

For **small-signal** amplifiers, it typically ranges from **1 mA to 10 mA**.

Our calculated current level (5.066 mA) is high enough to drive the output without compromising on gain, but not too high to cause thermal issues.

## **Keeping $V_C = V_{CC}/2$ in a common-emitter amplifier**

### 1.To maximize Voltage Swing (Signal Handling Capacity)

The signal can swing equally in both directions (positive and negative) before it hits the supply voltage rail (saturation) or ground (cutoff).

### 2. To avoid Saturation and Cutoff

### 3. To ensure linearity

### 4. To Bias Stability:

Because of that any **temperature variations** or **parameter changes** (like in  $\beta$ ) do not push the transistor too close to saturation or cutoff.

## **Concept of Bypass capacitor**

$R_E$  is used to provide negative feedback and stabilize the DC operating point(Q-point).


But  $R_E$  reduce AC-gain. (because the presence of emitter resistance limits the voltage drop across the collector load  $R_C$ .)


So to bypass the effect of AC signal(but still keeping  $R_E$  to do his task at DC stage) we are using a capacitor in parallel with  $R_E$  emitter resistor. So that AC signals wil bypass the emitter resistance and go through the capacitor. And it still allows  $R_E$  to control the DC bias stage.

Simply,

1. For DC bias stage it acts like an open circuit by not allowing DC current to pass through it.
2. For AC signals it (bypass capacitor) acts as a short circuit by allowing AC signals to pass through it.


## At DC bias stage readings for each calculated currents and voltage values









## AC signal given to the amplifier circuit (without filters)



# Low Pass



# High pass




Design3 - Multisim - [Design3 \*]

File Edit View Place Simulate Transfer Tools Reports Options Window Help

--- In-Use List ---

Interactive



Function generator-XFG1

Waveforms

Signal options

Frequency: 10000 Hz


Duty cycle: 50 %

Amplitude: 20 mVp

Offset: 0 V

Set rise/fall time

Common



----- Checking SPICE netlist for Design3 - Sunday, October 6, 2024, 11:31:05 PM -----

Warning: No ground node was found in your circuit. To ensure accurate simulation, add a ground node to your circuit.

===== SPICE Netlist check completed, 0 error(s), 1 warning(s) =====

Simulation

Type here to search



# **Thank you!**

**(for all those who supported)**