

1. Dc simulation


Wave in lab 2 (without sdf):



Wave with sdf file and clk period is 1.8:



Wave with sdf file and clk period is 10:



With the sdf file, we can simulate the gate circuit, and it's more accurate. There are delays between Ifsr output and adder output (every bits need time to transit, the output can't be stable fast). When the clk period is too short, the delay can have an effect on the result (ep. 2 mistakes in 100 results)

2. Time

Critical path:

Startpoint: a[0] (input port clocked by clk)
Endpoint: sum[11] (output port clocked by clk)

Path Group: clk Path Type: max

Point	Incr	<u>Path</u>
clock clk (rice edge)	0.0000	0.0000
clock clk (rise edge)	0.0000	0.0000 0.0000
clock network delay (ideal) input external delay	0.0500	0.0500 f
a[0] (in)	0.0295	
U12/CO (CMPR32X2TS)	0.6497	
U11/C0 (CMPR32X2TS)	0.4732	1.2024 f
U10/CO (CMPR32X2TS)	0.4732	
U9/C0 (CMPR32X2TS)	0.4732	
U8/C0 (CMPR32X2TS)	0.4732	
U7/C0 (CMPR32X2TS)	0.4732	
U6/C0 (CMPR32X2TS)	0.4732	3.5684 f
U5/C0 (CMPR32X2TS)	0.4732	
U4/C0 (CMPR32X2TS)	0.4732	
U3/C0 (CMPR32X2TS)	0.4732	
U2/C0 (CMPR32X2TS)	0.4732	
U1/S (CMPR32X2TS)	0.5538	
sum[11] (out)	0.0000	6.0151 f
data arrival time		6.0151
clock clk (rise edge)	10.0000	10.0000
clock network delay (ideal)	0.0000	10.0000
clock reconvergence pessimism	0.0000	10.0000
,	-0.0500	
data required time		9.9500
data required time		9.9500
data arrival time		-6.0151
slack (MET)		3.9349

Shortest path:

Startpoint: b[0] (input port clocked by clk)
Endpoint: sum[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Point	Incr	<mark>Path</mark>
clock clk (rise edge) clock network delay (ideal) input external delay b[0] (in) U12/S (CMPR32X2TS) sum[0] (out) data arrival time	0.0000 0.0000 0.0500 0.0448 0.2732 0.0000	
clock clk (rise edge) clock network delay (ideal) clock reconvergence pessimism output external delay data required time	0.0000 0.0000 0.0000 -0.0500	0.0000
data required time data arrival time		-0.0500 -0.3680
slack (MET)		0.4180

3. Power

Adder doesn't have clock, so it only has combinational power.

Report : Time Based Power

Design : adder

Version: P-2019.03-SP2

Date : Sun Oct 22 14:24:24 2023

Attributes

i - Including register clock pin internal power

u - User defined power group

a obe. delinea pone. greap						
	Internal	Switching	Leakage	Total		
Power Group	Power	Power	Power	Power	(%)	Attrs
clock_network register combinational sequential memory io_pad black_box	0.0000 2.079e-05 0.0000 0.0000	0.0000 7.225e-06 0.0000 0.0000 0.0000	0.0000 7.449e-10 0.0000 0.0000 0.0000	0.0000 2.802e-05 0.0000 0.0000	(0.00%) (100.00%) (0.00%) (0.00%)	
Net Switching Power Cell Internal Power Cell Leakage Power Total Power	= 2.079e-09 = 7.449e-1	5 (74.219 0 (0.009	%) %)			
X Transition Power Glitching Power		9	0)			
Peak Power Peak Time	= 5.750e-0- = 225.10					

Report : Time Based Power

-hierarchy Design : adder

Version: P-2019.03-SP2 Date : Sun Oct 22 14:24:24 2023

Hierarchy	Int Power	Switch Power	Leak Power	Total Power		%
adder	2.08e-05	7.23e-06	7.45e-1	LO 2.80e	- 05	100.0
Hierarchy	Peak Power	Peak Time		Glitch Power	X-t Pov	tran wer
adder	5.75e-04	225.100-2	225.101	0.000		0.000

4. Timing.tcl

The adder doesn't have clock port, so only set virtual clock.

```
# Setting variables
set clk period 10
set clk uncertainty 0
set clk transition 0.010
set typical_input_delay 0.05
set typical output delay 0.05
set typical_wire_load 0.005
# Create virtual clock, no port
set clk name "clk"
create clock -name $clk_name -period $clk_period
#Set clock uncertainty
set clock uncertainty $clk_uncertainty [get clocks $clk_name]
#Propagated clock used for gated clocks only
set clock transition $clk transition [get clocks $clk name]
# Set input and output delays
set driving cell -lib cell INVX1TS [all inputs]
set_input_delay $typical_input_delay [all_inputs] -clock $clk_name
#remove input delay -clock $clk name
set_output_delay $typical_output_delay [all_outputs] -clock $clk_name
# Set loading of outputs
set_load 0.01 [all_outputs]
```