
Simulation between rtl & dc: Delay appeared



Power & time:
Got more accurate results

```
Switch Int Leak Total
Power Power Power Power
Hierarchy
sram
                                     2.72e-03 0.307 4.37e+05 0.311 100.0
                                                               Plain Text ▼ Tab Width: 8 ▼
                                              Switch
                                                      Leak
                                     Int
                                                                 Total
Hierarchy
                                     Power
                                              Power
                                                      Power
                                                                 Power
                                     1.90e-07 8.83e-08 1.30e-09 2.80e-07 100.0
sram
                                     Peak
                                                             Glitch X-tran
                                     Power Time Power Power
Hierarchy
sram
                                     1.19e-02 20501.624-20501.625
                                                               0.000 5.43e-09
                                     sram.dc.rpt
  Open ▼
          æ
                                                                                         Save
                                                                                                ≡
                                                                                                     _ 0
                                                  ~/e4823/sram/result
 Startpoint: M5 (rising edge-triggered flip-flop clocked by clk)
 Endpoint: q_reg_0 (positive level-sensitive latch clocked by clk)
Path Group: clk
 Path Type: max
 Point
                                          Incr
                                                     Path
 clock clk (rise edge)
                                                     0.00
 clock network delay (ideal)
 M5/CLK (memory)
                                          0.00
                                                     0.00 r
 M5/Q[0] (memory)
U292/Y (A0I22X1TS)
U293/Y (NAND4X1TS)
                                          1.62
                                                     1.62 f
                                          0.20
                                                     1.83 r
                                          0.20
                                                     2.02 f
 U294/Y (A022X1TS)
                                          0.49
                                                     2.51 f
 q reg 0 /D (TLATXLTS)
                                          0.00
                                                     2.51 f
 data arrival time
                                                     2.51
 clock clk (rise edge)
                                          0.00
                                                     0.00
 clock network delay (ideal)
q_reg_0_/G (TLATXLTS)
                                          0.00
                                                     0.00
                                          0.00
                                                     0.00 r
 time borrowed from endpoint
 data required time
                                                     2.51
 data required time
                                                     2.51
 data arrival time
                                                     -2.51
 slack (MET)
 Time Borrowing Information
 clk nominal pulse width 50.00
 library setup time
                                         -0.38
                      49.62
 max time borrow
 actual time borrow
                                          2.51
```

Plain Text ▼ Tab Width: 8 ▼ Ln 765, Col 72 ▼ INS

