



Simulation between rtl & dc:
Delay appeared



Power & time:
Got more accurate results

Hierarchy	Switch Power	Int Power	Leak Power	Total Power	%
sram	2.72e-03	0.307	4.37e+05	0.311	100.0
1					

Plain Text ▾ Tab Width: 8 ▾

Hierarchy	Int Power	Switch Power	Leak Power	Total Power	%
sram	1.90e-07	8.83e-08	1.30e-09	2.80e-07	100.0

Hierarchy	Peak Power	Peak Time	Glitch Power	X-tran Power
sram	1.19e-02	20501.624-20501.625		
1			0.000	5.43e-09

Open ▾



sram.dc.rpt

~/e4823/sram/result

Save



Startpoint: M5 (rising edge-triggered flip-flop clocked by clk)
 Endpoint: q_reg_0_ (positive level-sensitive latch clocked by clk)
 Path Group: clk
 Path Type: max

Point	Incr	Path
clock clk (rise edge)	0.00	0.00
clock network delay (ideal)	0.00	0.00
M5/CLK (memory)	0.00	0.00 r
M5/Q[0] (memory)	1.62	1.62 f
U292/Y (A0I22X1TS)	0.20	1.83 r
U293/Y (NAND4X1TS)	0.20	2.02 f
U294/Y (A022X1TS)	0.49	2.51 f
q_reg_0_/D (TLATXLTS)	0.00	2.51 f
data arrival time		2.51
clock clk (rise edge)	0.00	0.00
clock network delay (ideal)	0.00	0.00
q_reg_0_/G (TLATXLTS)	0.00	0.00 r
time borrowed from endpoint	2.51	2.51
data required time		2.51
data required time		2.51
data arrival time		-2.51
slack (MET)		0.00

Time Borrowing Information

clk nominal pulse width	50.00
library setup time	-0.38
max time borrow	49.62
actual time borrow	2.51

1

Plain Text ▾ Tab Width: 8 ▾

Ln 765, Col 72 ▾

INS

