

Report 3 : 100%

Prelab 3 :100%

Prelab 4 : 79%

Constructor University Bremen

Natural Science Laboratory

Electronics

Fall Semester 2024

Lab Experiment 3- Bipolar Junction Transistor

Author: Wanzia Nambule

Instructor: Pagel Uwe

Experiment conducted by: Wanzia Nambule, Agustin Aristizabal

Place of execution: Teaching Lab EE

Bench 3


Date of execution: 25 November, 2024

INTRODUCTION


The purpose of the experiment was to gain a deeper understanding of Bipolar Junction Transistors (BJTs) by exploring their characteristics and behavior. The experiment focused on determining the output characteristics of a common-emitter BJT circuit and analyzing its performance as an amplifier. Key aspects, such as the voltage gain (A_v), frequency response, and the phase relationship between the input and output voltages, were studied to evaluate the behavior of the amplifier circuit.

PRELAB

Problem 1 : Biasing of Bipolar Junction Transistors



Below is a redrawn circuit to make calculations easier:



- a) Calculate V_B , V_E , V_{CE} , and V_C .
 b) Calculate I_B , I_E , and I_C .

$$R_{TH} = \frac{R_1 R_2}{R_1 + R_2}$$

$$R_{TH} = \frac{22k\Omega \times 10k\Omega}{22k\Omega + 10k\Omega}$$

$$R_{TH} = 6875\Omega$$

$$V_{TH} = \frac{R_2}{R_1 + R_2} V_{in}$$

$$V_{TH} = \frac{10k\Omega}{22k\Omega + 10k\Omega} 20$$

$$V_{TH} = 6.25V$$

Using Kirchhoff's Voltage Law to calculate the voltage in the left loop:

$$V_{TH} = V_{BE} + I_B R_{TH} + I_B (\beta + 1) R_E$$

Making I_B the subject of the formula:

$$I_B = \frac{V_{TH} - V_{BE}}{R_{TH} + (\beta + 1) R_E}$$

$$I_B = \frac{6.25 - 0.7}{6875 + (151 \times 470)}$$

$$I_B = 7.12955 \times 10^{-5} A$$

$$I_C = I_B \times \beta$$

$$I_C = 7.12955 \times 10^{-5} \times 150$$

$$I_C = 0.01069A$$

$$I_E = I_C + I_B$$

$$I_E = 7.12955 \times 10^{-5} + 0.01069$$

$$I_E = 0.0107656A$$

$$V_C = I_C \times R_C$$

$$V_C = 0.01069 \times 1000$$

$$V_C = 10.6943V$$

$$V_E = I_E \times R_E$$

$$V_E = 0.0107656 \times 470$$

$$V_E = 5.0598V$$

$$V_B = V_{BE} + V_E$$

$$V_B = 0.7 + 5.0598$$

$$V_B = 5.7598V$$

$$V_{CE} = V_{CC} - V_E - V_C$$

$$V_{CE} = 20 - 5.0598 - 10.6943$$

$$V_{CE} = 4.2459V$$




Below is a table summarizing all the calculated values:

	Voltage (V)	Current (A)
B	5.7598	7.12955×10^{-5}
C	10.6943	0.01069
E	5.0598	0.0107656
CE	4.2459	

Using LTSpice to check the results:

Below is a picture showing the circuit in LTSpice:



Below is a picture showing the results in LTSpice:


```

Operating Bias Point Solution:
V(n002)      9.08868    voltage
V(n003)      5.87379    voltage
V(n004)      5.15404    voltage
V(n001)       20        voltage
Ic(Q1)       0.0109113  device_current
Ib(Q1)       5.47214e-05 device_current
Ie(Q1)      -0.010966   device_current
I(Re)        0.010966   device_current
I(Rc)        0.0109113  device_current
I(R1)        0.0006421   device_current
I(R2)       0.000587379  device_current
I(Vcc)      -0.0115534  device_current
  
```

We confirm that the calculated values are close to the LTSpice values.

Problem 2 : Constant Current Source

1. Given is following constant current circuit:



2. Find the values for R1 and R2 to get a constant current of $I_C \approx 4mA$
3. What is the maximum value for RL to still get $I_C \approx 4mA$?
4. Implement the circuit in LTSpice and verify your calculations! Use the .step command to vary RL.
5. Explain the function principle of the circuit!

From the data sheet, the bias current should be $5mA$

$$R_1 = \frac{V_{CC} - V_D}{I}$$

$$R_1 = \frac{9.0 - 4.7}{10mA}$$

$$R_1 = 430\Omega$$

$$R_2 = \frac{V_E}{I_C}$$

$$R_2 = \frac{V_B - V_{BE}}{I_C}$$

$$R_2 = \frac{4.7 - 0.1}{4mA}$$

$$R_2 = 1000\Omega$$

The maximum value for RL to still get $I_C \approx 4mA$:

For R_L to be max:

When in the saturation mode, the saturation voltage V_{CE} is 0.6V to 0.8V

So to get the average of the saturation:

$$V_{CC} = \frac{0.6 + 0.8}{2} = 0.7V$$


$$I_C = \frac{V_{CC} - V_{BE} - V_{CE}}{R_L}$$

$$R_L = \frac{V_{CC} - V_{BE} - V_{CE}}{I_C}$$

$$R_L = \frac{9 - 0.7 - 4}{4mA}$$

$$R_{L,Max} = 1075\Omega$$


Below is a picture showing the circuit implementation in LTSpice:



Below is a picture showing proof of the results:


```
Operating Bias Point Solution:
V(n003)      4.66328    voltage
V(n002)      8.6047    voltage
V(n004)      3.9723    voltage
V(n001)      9         voltage
Ic(Q1)       0.00395304 device_current
Ib(Q1)       1.9257e-05 device_current
Ie(Q1)       -0.0039723 device_current
I(D1)        -0.0100661 device_current
I(R1)        0.0100854  device_current
I(RL)        0.00395304 device_current
I(R2)        0.0039723  device_current
I(V1)        -0.0140384 device_current
```


Below is a picture showing the value of I_C varying with R_L :



The function principle of the circuit:

The circuit is a BJT circuit designed to achieve constant current through the load.



Given the circuit above,

$$I_L = \frac{V_E}{R_E}$$

$$I_L = I_E$$


For the β to be high enough to list the effects of the Base current, the emitter voltage should be constant.

$$V_E = V_{BE} - V_B$$

A constant voltage V_E will result in a constant current for a high enough V_{CE} . A smaller one will eventually force the BJT into saturation.

Problem 3 : Amplifier circuit

Below is a picture showing the circuit implementation in LTSpice:



```

Operating Bias Point Solution:
V(n002)      9.08868      voltage
V(n005)      5.87379      voltage
V(n006)      5.15404      voltage
V(n001)      20          voltage
V(n003)      9.08868e-15  voltage
V(n004)      6.02064e-15  voltage
V(n007)      1.46845e-16  voltage
V(n008)      0           voltage
Ic(Q1)       0.0109113    device_current
Ib(Q1)       5.47214e-05   device_current
Ie(Q1)       -0.010966    device_current
I(C3)        5.87379e-18   device_current
I(C2)       -9.08868e-18   device_current
I(C1)        5.15404e-16   device_current
I(R8)        2.9369e-18    device_current
I(R7)        2.9369e-18    device_current
I(R6)        5.87379e-18   device_current
I(R5)        0.000587379   device_current
I(R4)        0.0006421     device_current
I(R3)        9.08868e-18   device_current
I(R2)        0.010966      device_current
I(R1)        0.0109113     device_current
I(V2)        2.9369e-18    device_current
I(V1)       -0.0115534     device_current


```

Below is a table showing a summary of the determined values:


point	Voltage (V)	Current (A)
B	5.87379	54.7214 μ
BE	0.719	
C	9.08898	0.0109113
CE	3.93468	
E	5.15404	

Performing a transient analysis:


Below is a plot showing V_i :



Below is a plot showing VB:



Below is a plot showing VBE:



Calculating the voltage gain:

$$A_v = \frac{V_o}{V_{in}}$$

$$A_v = \frac{2.65}{0.02} = 132.5$$

Determining the quality of the amplified signal at RL. Using the .step command to vary V by 10 mVpp, 20 mVpp, 50 mVPP, 100 mVPP, and 200 S mVPP. Use a FFT or determine the harmonic distortion to give a statement.

Also, we determined harmonic distortion for each variation of VS. Derived a comprehensive statement regarding the quality of the amplified signal at RL based on the obtained results:

Below is a picture showing the Harmonic distortion at Vs=50mV:

```
.step vs=0.05
N-Period=1
Fourier components of V(out)
DC component:-0.000507817
```

Harmonic Number	Frequency [Hz]	Fourier Component	Normalized Component	Phase [degree]	Normalized Phase [deg]
1	1.000e+3	1.337e+0	1.000e+0	-112.02°	0.00°
2	2.000e+3	1.630e-2	1.220e-2	-48.97°	63.05°
3	3.000e+3	1.828e-3	1.368e-3	-146.10°	-34.09°
4	4.000e+3	6.420e-5	4.803e-5	140.06°	252.08°
5	5.000e+3	1.454e-5	1.088e-5	-167.10°	-55.08°
6	6.000e+3	2.450e-5	1.833e-5	-137.46°	-25.44°
7	7.000e+3	1.198e-5	8.966e-6	176.39°	288.41°
8	8.000e+3	2.353e-5	1.761e-5	-161.21°	-49.19°
9	9.000e+3	8.395e-6	6.281e-6	162.53°	274.55°

Partial Harmonic Distortion: 1.227374%
Total Harmonic Distortion: 1.228796%

Below is a picture showing the Harmonic distortion at Vs=100mV:

```
.step vs=0.1
N-Period=1
Fourier components of V(out)
DC component:-0.00127254
```

Harmonic Number	Frequency [Hz]	Fourier Component	Normalized Component	Phase [degree]	Normalized Phase [deg]
1	1.000e+3	2.637e+0	1.000e+0	-111.81°	0.00°
2	2.000e+3	7.078e-2	2.684e-2	-47.69°	64.11°
3	3.000e+3	1.492e-2	5.658e-3	-145.23°	-33.42°
4	4.000e+3	1.077e-3	4.084e-4	128.81°	240.62°
5	5.000e+3	1.862e-4	7.061e-5	160.83°	272.64°
6	6.000e+3	5.099e-5	1.934e-5	-153.14°	-41.33°
7	7.000e+3	1.707e-4	6.472e-5	134.44°	246.25°
8	8.000e+3	1.234e-5	4.679e-6	132.84°	244.65°
9	9.000e+3	1.128e-4	4.278e-5	103.57°	215.38°

Partial Harmonic Distortion: 2.743545%
Total Harmonic Distortion: 2.744174%

Below is a picture showing the Harmonic distortion at $V_s=200\text{mV}$:


```
.step vs=0.2
N-Period=1
Fourier components of V(out)
DC component:-0.0088164
```

Harmonic Number	Frequency [Hz]	Fourier Component	Normalized Component	Phase [degree]	Normalized Phase [deg]
1	1.000e+3	4.534e+0	1.000e+0	-110.57°	0.00°
2	2.000e+3	9.360e-2	2.064e-2	-165.07°	-54.51°
3	3.000e+3	4.014e-1	8.853e-2	-133.41°	-22.84°
4	4.000e+3	1.461e-1	3.221e-2	-51.25°	59.32°
5	5.000e+3	5.626e-2	1.241e-2	31.47°	142.04°
6	6.000e+3	7.868e-3	1.735e-3	-82.09°	28.48°
7	7.000e+3	3.744e-2	8.257e-3	3.30°	113.87°
8	8.000e+3	3.505e-2	7.731e-3	82.69°	193.26°
9	9.000e+3	1.731e-2	3.817e-3	162.29°	272.85°


Partial Harmonic Distortion: 9.798270%
Total Harmonic Distortion: 9.810845%

The harmonic distortion analysis reveals that as the input voltage V_S increases, the quality of the amplified signal at V_O deteriorates. For lower input amplitudes (e.g., 50 mV), the signal remains relatively undistorted, with minimal harmonic content observed. However, as V_S increases to 100 mV and 200 mV, the harmonics become more pronounced, indicating significant distortion. This distortion occurs because the output signal deviates from an ideal sine wave, reflecting the nonlinear behavior of the amplifier at higher input levels. Thus, the harmonic distortion worsens with increasing input amplitude.

Conducting an AC Analysis we get:



Below is plot showing V_o in AC analysis:



Below is a picture showing the upper and lower -3dB frequencies and the bandwidth of V_o :

```
maxmag: MAX(mag(v(out)))=(2.98708dB,0°) FROM 100 TO 1e+07
3dbmag: maxmag/sqrt(2)=(-0.0232201dB,0°)
bw=479188 FROM 326.201 TO 479514
```

Summary of the calculations:

$B = 479188 \text{ Hz}$

Frequency = 326.201 Hz which is the lower bound


Frequency = 479.514 KHz which is the upper bound

[Handwritten red mark]

EXECUTION

Problem 1 : Determine Type and Pin Assignment of a Bipolar Transistors

To identify the type of bipolar junction transistor (BJT) and determine its three terminals, the process started by assigning pin numbers to the BJT terminals, as illustrated in the diagram below.



The base terminal was identified by setting the TENMA multimeter to the diode testing mode. Measurements were taken for every combination of two terminals, and the results were recorded in the table below. The two terminals that displayed an overload ('OL') reading for both polarities of the multimeter were determined not to be the base, leaving the remaining terminal as the base. The terminal numbers are documented in the table below.

Once the base terminal was identified, the transistor type was determined by connecting the multimeter's common lead to the base terminal and the positive lead to each of the other two terminals, one at a time. The readings were observed, and both displayed 'OL,' indicating that the transistor was an NPN type. If a diode forward voltage drop had been observed in both cases, the transistor would have been identified as a PNP type. Using this method, the transistor was accurately determined to be an NPN type.

Referring to the values recorded in the Table below, the measured voltages across the Base-Emitter (BE) and Base-Collector (BC) junctions were compared. The lower of the two measured values indicates the Base-Collector junction, while the higher value corresponds to the Base-Emitter junction.

[Handwritten red mark]

Below is a table showing the transistor type and terminal:

Transistor Type	NPN
Base Terminal	2
Emitter Terminal	1
Collector Terminal	3


Below is a table showing the transistor Values:

Terminal(+)	Terminal (GND)	Diode Check Value	
1	2	Overload	
2	1	0.740	
1	3	Overload	
3	1	Overload	
2	3	0.7373	
3	2	Overload	

Problem 2 : Operating point of BJTs

The objective of this task was to verify that the BJT was correctly biased to operate in the active mode. The circuit shown below was constructed on a breadboard for the subsequent experiments, with only the components within the dashed area assembled for this part of the experiment.

Below is a picture showing the circuit setup:



We switched on the power supply and used a multimeter to measure and record the voltages V_{CC} , V_b , V_{BE} , V_c , V_{CE} , and V_e .


Below is table showing the measured values:

Voltage	(V)
V_{CC}	20.004
V_B	5.922
V_{BE}	0.6583
V_C	8.198
V_{CE}	3.6432
V_E	5.274

Problem 3 : Common emitter circuit

The remainder of the circuit was added to the breadboard. The objective of this task was to demonstrate the BJT's ability to amplify small signals when properly biased to operate in the active mode.

Below is a picture showing the circuit setup:




The experiment began by configuring the signal generator to produce a sine wave with a frequency of 1000 Hz and an amplitude of 50 mV. The oscilloscope was then connected to measure V_i and V_o .


Measurements were taken using the oscilloscope's measurement function, and a hard copy of the results was saved. Additionally, a hard copy of the FFT of V_o , obtained using a 10 kS/s sampling rate, was captured. The function generator's 'SYNC' output and the oscilloscope's external triggering were used to ensure synchronization and avoid issues.

The steps were repeated for V_s values of 100 mVpp and 200 mVpp.


Below is a hardcopy showing f , V_i and V_o at 50mVpp:




Below is hardcopy showing the FFT of Vo:




Below is hardcopy showing the FFT of Vo and the magnitude of the first and second peak at 50mVpp:




Below is a hardcopy showing f , V_i and V_o at 100mVpp:




Below is hardcopy showing the FFT of V_o at 100mVpp:



Below is a hardcopy showing f , V_i and V_o at 200mVpp:



Below is hardcopy showing the FFT of V_o at 200mVpp:



Problem 4 : Bandwidth of amplifier circuit


The goal of this task is to determine the bandwidth of the BJT amplifier circuit and to examine how the voltage gain of a BJT varies with changes in the input signal frequency.

VS was set to 50 mV peak-to-peak (mVpp), and the sweep mode of the function generator was enabled with the following settings: a start frequency of 100 Hz, a stop frequency of 1 MHz, a sweep time of 500 ms, and a logarithmic sweep mode.


The 'SYNC' output of the function generator was used as the trigger source for the oscilloscope. The oscilloscope was adjusted to display the full sweep of the output signal, and a hard copy of the results was captured.

The sweep mode on the function generator was then disabled, and the frequency was manually adjusted while keeping VS at a constant amplitude. This was done to determine the lower and upper -3 dB cut-off frequencies.


Below is a hardcopy showing the full sweep mode of the the output signal:



Below is a hardcopy showing the cut off frequency lower boundary:



Below is a hardcopy showing the cut off frequency upper boundary:



EVALUATION

Problem 1 : Determine Type and Pin Assignment of a Bipolar Transistors

1. To identify the base terminal of a BJT using a multimeter set to diode testing mode, measure and record the readings for all combinations of two terminals. The two terminals that display an overload ('OL') reading for both polarities indicate no direct connection between them, leaving the third terminal as the base. This is because the emitter and collector are not directly connected, while the base forms PN junctions with both. These PN junctions allow a measurable voltage drop in forward bias, facilitating the accurate identification of the base terminal.
2. For an NPN transistor, when the multimeter's ground lead is connected to the base (P-type) and the positive lead to either the emitter (N-type) or collector (N-type), the PN junctions are reverse-biased, resulting in an 'OL' reading. Conversely, when the positive lead is connected to the base (N-type) and the ground lead to either the emitter (P-type) or collector (P-type), the PN junctions are forward-biased, resulting in a measurable forward voltage drop. This behavior confirms the type of BJT and validates the base terminal's identification.
3. To differentiate between the collector and emitter in an NPN transistor, note that the emitter is more heavily n-doped than the collector, providing a higher density of charge carriers. Consequently, the voltage drop between the base and emitter ($V_{BEV_ \{BE\}}$) will be greater than that between the base and collector ($V_{BCV_ \{BC\}}$). This characteristic can be measured using a multimeter, allowing the identification of the emitter and collector terminals.

Problem 2: Operating Point of BJTs

Comparing the measured values with the theoretical predictions:

Below is table showing a summary of the comparison:

Voltage	Measured Values (V)	Simulation Values (V)
V_{CC}	20.004	20.00
V_B	5.922	5.874
V_{BE}	0.6583	0.719
V_C	8.198	9.08868
V_{CE}	3.6432	3.3946
V_E	5.274	5.154

The simulation results closely align with the measured values, but discrepancies may arise due to the limited accuracy of the multimeter and the idealized conditions in the simulation. Unlike real-world measurements, simulations in LTSpice do not account for factors such as the internal resistance of wires or variations in component accuracy.

Calculating the common emitter current gain β using the measured values:

$$V_{CC} = V_{R4} + V_C$$

$$V_{R4} = V_{CC} - V_C$$

$$I_{R4} = I_C = \frac{V_{CC} - V_C}{R_4}$$

$$I_C = \frac{20.004 - 8.198}{1000}$$

$$I_C = 1.1172 \times 10^{-2} A$$

$$I_{R5} = I_E = \frac{V_E}{R_5}$$

$$I_E = \frac{5.274}{470}$$

$$I_E = 1.1242 \times 10^{-2} A$$

Calculating the gain:

$$I_E = I_C + \frac{I_C}{\beta}$$

$$\frac{I_C}{\beta} = I_E - I_C$$

$$\beta = \frac{I_C}{I_E - I_C}$$

$$\beta = \frac{1.1172 \times 10^{-2}}{1.1242 \times 10^{-2} - 1.1172 \times 10^{-2}}$$

$$\beta = 158.3486$$

Determining the error sources with approximate values and calculating the relative errors of the calculated β . Instrumental errors for V_C and V_{CC} from the multimeter which is around 0.05%

$$\Delta V_C = \frac{0.05}{100} \times 8.881 = 0.0044405$$

$$\Delta V_C = \frac{0.05}{100} \times 20.053 = 0.0100265$$

$$error = 0.0044405 + 0.0100265 = 0.014467$$

When I_a has no error:

$$\Delta\beta = 2 \frac{0.014467}{1.1172 \times 10^{-2}} = 2.589867$$

The actual resistor differ from the theoretical ones:

$$\Delta R_4 = \frac{0.05}{100} \times 1000 = 0.5$$

$$\Delta R_5 = \frac{0.05}{100} \times 470 = 0.235$$

$$\Delta I_C = \frac{0.05}{1000} = 0.0005$$

$$\Delta I_E = \frac{0.05}{470} = 0.000106$$

To find the mathematically propagated errors:

$$\Delta\beta = \frac{0.0005}{1.1172 \times 10^{-2}} + \frac{0.001}{1.1242 \times 10^{-2} - 1.1172 \times 10^{-2}}$$

$$\Delta\beta = 14.330469$$

$$\Delta\beta_{total} = 14.330469 + 2.589867$$

$$\Delta\beta_{total} = \pm 16.92033$$



From the simulation:

$$\Delta\beta_{Rel} = \frac{16.92033}{158.3486}$$

$$\Delta\beta_{Rel} = 0.10685$$

For the currents at:

$$I_{R4} = I_C = \frac{V_{CC} - V_C}{R_4}$$

$$I_C = \frac{20.00 - 9.0868}{1000}$$

$$I_C = 1.09132 \times 10^{-2} A$$

$$I_{R5} = I_E = \frac{V_E}{R_5}$$

$$I_E = \frac{5.154}{470}$$

$$I_E = 1.0965 \times 10^{-2} A$$

Calculating the gain:

$$I_E = I_C + \frac{I_C}{\beta}$$

$$\frac{I_C}{\beta} = I_E - I_C$$

$$\beta = \frac{I_C}{I_E - I_C}$$

$$\beta = \frac{1.09132 \times 10^{-2}}{1.0965 \times 10^{-2} - 1.09132 \times 10^{-2}}$$

$$\beta = 210.679$$

The variations in the calculated errors could be attributed to slight discrepancies in the measured values, which may have significantly affected the voltage gain. Instrumental error played a key role, as even small deviations in measurements such as V_{BE_BE} or V_{CV_C} can result in noticeable changes in the voltage gain. These small deviations are further amplified due to **error propagation**, where uncertainties in initial measurements carry through and magnify in derived calculations, such as the gain or current values. Additionally, inaccuracies in component parameters contributed to the observed errors.

To minimize such errors in future experiments, it is essential to take multiple measurements and calculate their average for more reliable results. Moreover, understanding the sources and pathways of error propagation in the calculations can help identify critical parameters to measure with higher precision, thereby reducing the overall uncertainty in the experimental outcomes.

what about the different BJT??

Problem 3 : Common emitter circuit

The circuit distorts the output signal because the transistor enters non-linear regions of operation. When the input amplitude is large, the transistor enters saturation mode, acting as a closed switch and reducing the output voltage, thereby distorting the positive amplitude. Similarly, in cutoff mode, the transistor behaves like an open switch, causing a significant drop in the output and distorting the negative amplitude. Improper biasing of the transistor prevents consistent amplification throughout the entire signal cycle, resulting in an inverted and distorted output. Proper biasing is crucial to ensure accurate signal amplification and minimize distortion.

To calculate the voltage gain (A_v) of the amplifier, the measurements taken in the lab were used:

$$A_v = \frac{V_{out}}{V_{in}}$$

$$A_v = \frac{5.84}{51.2 \times 10^{-3}}$$

$$A_v = 114.0625$$

According to the hard copies, the input and output signals are 180 degrees out of phase. During the positive cycle of the base voltage, as the voltage increases, I_B also increases, leading to a rise in I_C . This results in a significant voltage drop across R_4 . When the voltage drop across R_4 becomes too large, the voltage between C_2 and R_L tends to become negative, as Kirchhoff's Voltage Law (KVL) must be satisfied. As V_B decreases, the voltage drop across R_4 also decreases, causing the output voltage to rise.

The experimental and simulated FFTs exhibit a similar pattern. The harmonics observed in the experimental FFT result from non-linearities in the BJT's operation, especially at higher input amplitudes, causing distortion. The simulation provides a clearer view of the expected results, as it lacks these practical limitations.

Problem 4 : Bandwidth of amplifier circuit

The experimental results clearly show that the amplifier functions as a bandpass filter, reducing gain at both high and low frequencies. The high-frequency gain drop is caused by the internal capacitance of the Bipolar Junction Transistor (BJT), which results in the high-frequency cutoff. The low-frequency cutoff, on the other hand, is due to the capacitors in the circuit rather than the transistor itself. This behavior was consistently observed in both the physical experiment and the simulation, validating the amplifier's bandpass filter characteristics.

Amplifier Bandwidth:

The recorded upper and lower frequencies are as follows:

- Frequency = 196.0 Hz (Lower Bound)
- Frequency = 676.2 kHz (Upper Bound)

Thus, the bandwidth BB is:

$$B = 676.2 \text{ kHz} - 196.0 \text{ Hz} = 676,004 \text{ Hz}$$

A noticeable discrepancy is observed, with the simulation bandwidth being 384,685 Hz compared to the calculated value of 676,004 Hz. This error can be attributed to instrumental inaccuracies of the oscilloscope and the approximated measurements of the -3 dB frequencies.

CONCLUSION

The objective of this experiment was to conduct a comprehensive study of the Bipolar Junction Transistor (BJT), exploring its properties and applications. The experiment was divided into three parts. In the first part, we identified the base, emitter, and collector terminals and determined the BJT type by measuring the voltages across various terminals, confirming that our transistor was of the NPN type. The second part focused on verifying that the BJT was correctly biased to function in active mode. The results aligned with the simulations, although there were minor discrepancies in the current gain. The third part investigated the BJT's ability to amplify small signals, revealing an inverse relationship between input and output signals and a reduction in amplifier gain as the input amplitude increased. Finally, we analyzed the bandwidth of the BJT amplifier circuit and confirmed its bandpass behavior, noting some differences between the experimental and theoretical results, which were attributed to limitations in measurement devices and component inaccuracies.

REFERENCES


1. Uwe Pagel & Prof. Dr. Ing. Mojtaba Joodaki, Constructor University Bremen
2. CO-526-B Electronics Lab Manual

APPENDIX


Prelab : Operational Amplifier

Problem 1 :

Sketch the following circuit in LTSpice



Below is the circuit in LTSpice:



```

--- Operating Point ---
V(n001):      10          voltage
V(n002):      5.3824      voltage
V(n003):      5.3824      voltage
V(n007):       0          voltage
V(n006):     -0.0470949    voltage
V(n009):     -10          voltage
V(n008):     -0.720716    voltage
V(n004):       0          voltage
V(n005):     -0.0470949    voltage
Ic(Q1):       0.00209891    device_current
Ib(Q1):       1.00202e-05    device_current
Ie(Q1):      -0.00210893    device_current
Ic(Q2):       0.00209891    device_current
Ib(Q2):       1.00202e-05    device_current
Ie(Q2):      -0.00210893    device_current
I(R1):        0.00209891    device_current
I(R2):        0.00209891    device_current
I(R4):       1.00202e-05    device_current
I(R5):      -0.00421786    device_current
I(R3):      -1.00202e-05    device_current
I(V1):      -1.00202e-05    device_current
I(V2):      -1.00202e-05    device_current
I(V3):      -0.00419782    device_current
I(V4):      -0.00421786    device_current

```

$$V_{BE} = -47.094 - (-720.71)$$

$$V_{BE} = 673.622 \text{ mV}$$

$$V_C = 5.3824 \text{ V}$$


$$I_C = 2.09891 \text{ mA}$$

$$I_E = -2.109893 \text{ mA}$$

$$I_{RE} = -4.21786 \text{ mA}$$



Below is a picture showing the new configuration:



--- Operating Point ---		
V(n001) :	10	voltage
V(vc1) :	5.91072	voltage
V(vc2) :	4.83693	voltage
V(n005) :	0	voltage
V(n004) :	-0.0352553	voltage
V(n007) :	-10	voltage
V(n006) :	-0.711738	voltage
V(n002) :	0	voltage
V(n003) :	-0.0414682	voltage
Ic(Q1) :	0.00185876	device_current
Ib(Q1) :	8.82303e-06	device_current
Ie(Q1) :	-0.00186758	device_current
Ic(Q2) :	0.00234685	device_current
Ib(Q2) :	7.50114e-06	device_current
Ie(Q2) :	-0.00235435	device_current
I(R1) :	0.00185876	device_current
I(R2) :	0.00234685	device_current
I(R4) :	7.50114e-06	device_current
I(R5) :	-0.00422194	device_current
I(R3) :	-8.82303e-06	device_current
I(V1) :	-8.82303e-06	device_current
I(V2) :	-7.50114e-06	device_current
I(V3) :	-0.00420561	device_current
I(V4) :	-0.00422194	device_current

$$V_{BE}(T2) = 676.4827 \text{ mV}$$

$$V_{BE}(T1) = 670.270 \text{ mV}$$

$$V_C(T1) = 5.91074 \text{ V}$$

$$V_C(T2) = 4.837 \text{ V}$$

$$I_C(T1) = 2.3468 \text{ A}$$

$$I_C(T2) = 1.859 \text{ mA}$$

$$I_E(T1) = 1.859 \text{ mA}$$


$$I_E(T2) = -2.35435 \text{ mA}$$



$$I_{RE} = -4.22194 \text{ mA}$$

The base and collector voltages, $V_{C1}=V_{C2}=5.382$, are obviously comparable in both transistors when they are identical. The effect of this uniformity is complete amplification. On the other hand, the lack of symmetry in different transistors results in the output deviating from the input.

2. Perform a transient analysis. Use single ended input mode. Set V1 at input 1 to Sine, $f = 1\text{KHz}$, $\hat{u} = 50\text{mV}$, and V2 at input 2 to GND. Display and measure the two collector voltages! Calculate $A_{V\text{ dif } f}$ in dB

Below are pictures showing the setup, plots and measurements:






$$A_{vdiff} = 20\log(10) \frac{V_{c1} + V_{c2}}{V_{in}}$$

$$A_{Vdiff} = 20 \log(10) \frac{2.95}{0.10}$$

$$A_{Vdiff} = 29.384 \text{ dB}$$

Perform a simulation with common mode input. Set V1 and V2 at input 1 and 2 to Sine, $f = 1 \text{ KHz}$, $\hat{u} = 50 \text{ mV}$, and V2 to Gnd. Display and measure the two collector voltages. Calculate A_{Vcm} in dB.



4. Calculate the common-mode rejection ratio in dB!

$$V_{c1} = 49.24658 \text{ mV}$$


$$V_{c2} = 49.26458 \text{ mV}$$

$$Avg = 49.26458 \text{ mV}$$

$$A_{vcm} = 20 \log_{10} \frac{49.26458}{100 \text{ mV}} = -6.149$$


$$A_{vdiff} - A_{vcm} = 35.533 \text{ dB}$$

Below is a picture showing a new setup



Now repeating the same process, but with a new transistor:

Setup of the new transistor:




```


--- Operating Point ---



V(n001):      10          voltage
V(vc1):       5.91072    voltage
V(vc2):       4.83692    voltage
V(n005):      0          voltage
V(n004):      -0.0352554  voltage
V(n002):      0          voltage
V(n003):      -0.0414683  voltage
V(n006):      -0.711738   voltage
V(n007):      -10         voltage
Ic(Q1):       0.00185876   device_current
Ib(Q1):       8.82303e-06  device_current
Ie(Q1):       -0.00186759  device_current
Ic(Q2):       0.00234685   device_current
Ib(Q2):       7.50114e-06  device_current
Ie(Q2):       -0.00235435  device_current
I(I1):        0.00422194   device_current
I(R1):        0.00185876   device_current
I(R2):        0.00234685   device_current
I(R4):        7.50114e-06  device_current
I(R3):        -8.82303e-06  device_current
I(V1):        -8.82303e-06  device_current
I(V2):        -7.50114e-06  device_current
I(V3):        -0.00420562  device_current
I(V4):        -0.00422194  device_current

```


When different transistors are used, there is no symmetry. It is necessary to use similar transistors to achieve amplification.

Performing transient analysis:





Below is a plot showing common mode both v1 v2 sin:



$$VC = 21.47376 * 10^{-6}$$

$$A_{vcm} = 20 \log_{10} \frac{0.02147376}{100m}$$

$$A_{vcm} = -73.3618381 \text{ dB}$$

$$CRMP = 20 \log_{10} \frac{A_{vdiff}}{A_{vcm}}$$

$$CRMP = 20 \log_{10} \frac{29.38}{-73.36}$$

$$CRMP = -7.9470 \text{ dB}$$

Avdiff ??

CMRR ?

Execution

Data : Operational Amplifier

Problem 1 : Differential amplifier using a fixed emitter resistor


1. Transistor 1

VC	5.551V
VB	4.821V
VBE	0.7341V
IC	2.0995
IRE	3.4941mA


Transistor 2

VC	5.551 V
VB	4.822V
VBE	0.7313V
IC	2.0995mA
IRE	3.4941mA

Displaying and measuring the two collector voltages, a hard copy was taken!



Now, a hardcopy was taken in common input mode :



Problem 2 : Implement a Current Source

Calculating R1 and R2 to get about the same IRE as in the circuit with the fixed emitter resistor.

$$V_{CC} - I_1 R_1 - V_z = 0$$

$$10 - 0.01 R_1 - 4.7 = 0$$

$$R_1 = 530\Omega$$

$$V_z - I_2 R_2 - V_{BE} = 0$$

$$4.7 - 0.63 - 0.004 R_2 = 0$$

$$R_2 = 1000\Omega$$

$$I R_2 = 3.98mA$$

Problem 3 : Differential amplifier using a Current Source


Transistor 1

VC	5.827 V
VB	0.0360 V
VBE	0.6315 V
IC	2.0995
IRE	3.88

Transistor 2

VC	5.917 V
VB	0.0376 V
VBE	0.6282 V
IC	2.0995
IRE	3.88

Differential mode gain:



Common mode gain:

