Altair 8800b-r Computer

Altair 8800b - Reconstruction Schematic

Contents		
Section	Assemblies	Page
Title & Contents (this page)	-	N1
Notes	-	N2
Front Panel - Power & Clock	FP & FN	FP1
Front Panel - Display LEDs	FP & FN	FP2
Front Panel - Function Switches & Run Control	FP & FN	FP3
Front Panel - Sequencer	FP & FN	FP4
Front Panel - Interface Recon. Layout & ICs	FN	FP5

Altair 8800b-r Computer

Section: Title & Contents

Page: N1 Rendition: Mar 8, 2024

NOTES

 IC locations are identified by a label of the form: U<board><alpha>

- 10 001 01 101 |

<board> = two characters

FP = Front Panel

FN = Front Panel Interface

 The symbol —— represents a connector pin. The solid black end is the male side, the white-filled end is the female side.

Connector pins are identified by a label of the form:

N < connector> . < pin>

- A small black marker on the upper half of a gate symbol indicates an opencollector output.
- Based on the MITS schematic with alterations for reconstructed interface board.
- 2021 Jun: This drawing / bhilpert.
 - Implementation differences of reconstructed front panel interface board from original board (function remains the same).
 - Alterations to avoid peculiarities of 8800b CPU board, allowing operation with the 8800 CPU board.

JUMPERS

FP.A-D: FP.B-D: FP.C-D:	Slow is Slow is Slow is		[8800b.pdf.5-26]
FP.E-F	closed: open:	SS/Slow executes an instruction SS/Slow executes a machine cycle	
FP.G-H: FP.G-J:	Reset n	Reset is always active ot active when running	
FN.A-B	closed: open:	Data LEDs show IO input data Data LEDs do not show IO input data	[8800b.pdf.3-89]
FN.C-D		Data LEDs show IO output data Data LEDs do not show IO output data	
FN.E-F	closed: open:	•	sed to LEDs (port 377)
FNJX	closed:	When running, Data LEDs show last state p or IO data per jumpers FN.A::F.	rior to running,
	open:	When running, Data LEDs simply follow S10	0 DO lines.

Altair 8800b-r Computer

Ready from the front panel drives S100.xRDY.

Ready from the front panel drives \$100.pRDY.

Section: Notes

FNJY.1-2

FNJY.2-3

Page: N2 Rendition: Mar 8, 2024

RATIONAL

This is a schematic for a reconstruction of the Altair 8800b front panel interface board, hereafter referred to as the RIB. The RIB differs from the 8800b interface board in gate organisation and physical layout. Also, several changes have been made to allow use of CPU boards compatible with the original Altair, rather than requiring the CPU board unique to the 8800b:

STSTB

The 8800b CPU board provides a STSTB~ (S100.56) signal to the front panel. This is used by the front panel to prepare the RDY signal.

The 8800 CPU board does not generate STSTB.

The RIB uses $\emptyset 2 \sim$ in substitute for STSTB. This 'should' be $\emptyset 1$ but an attempt to use $\emptyset 1$ did not provide enough time till $\emptyset 2$ for the propagation delay of the long string of gates generating RDY.

FRDY

The original 8800 uses pRDY (S100.72) to start/stop the CPU for front panel operations. pRDY is a shared assert-LOW signal open for use by other boards. The Altair 8800 front panel however, rather poorly, uses a totem-pole driver for pRDY rather than an OC driver.

The 8800b uses a private signal for CPU start/stop: FRDY (S100.58).

The RIB reverts to the use of the shared pRDY, but uses a tri-state driver wired for OC operation for the line. The front panel board is altered to remove an inverter to reduce the gate propagation delay. **Due to the STSTB alteration, the logic has only from +edge of Ø1 till the +edge of Ø2 to produce pRDY.**

DIG1

The original 8800 uses 3 signals across the S100 bus from the front panel to the CPU to inhibit data-input from the bus during front panel operations: RUN, SS & SSWI~ (S100.71,21,53).


The 8800b uses one signal to this end: DIG1~ (S100.57).

The RIB reroutes DIG1~ to SSWI~.

SS

The Single-Step signal to the 8800 CPU board to permit enabling of the S100 data-input onto the CPU data-bus is not needed. SS (S100.21) sits HIGH by default, permitting said enabling by pDBIN or pHLDA. SSWI~ from the RIB disables S100 data-input whenever the front panel needs to feed data to the CPU (via the CP connector), for sense-switch input or for force-feeding the CPU instructions.


- Note: The 8800b CPU board will not function with the RIB due as presented here, due to the removal of the signals specific to the 8800b.
- Note: The 8800b interface board will not function in a machine modified for the RIB due to the alteration of the RDY output on the front panel board.




Altair 8800b-r Computer

Section: Front Panel - Power & Clock

Page: FP1 Rendition: Mar 8, 2024



S100





FRONT PANEL


INTERFACE

Altair 8800b-r Computer
Section: Front Panel - Display LEDs

Page: FP2 Rendition: Mar 8, 2024








P2					
A7~	1	2	A11~		
A13~	3	4	A14~		
A12~	5	6	A15~		
FDIG2~	7	8	DEP~		
FDI6~	9	10	FDI7~		
FDI4~	11	12	FDI5~		
FDI2~	13	14	FDI3~		
FDI0~	15	16	FDI1~		
POC	17	18	ACC-DSP~		
pRESET	19	20	UNPROTECT~		
xCLR~	21	22	PROTECT~		
STSTB	23	24	SS~		
RDY	25	26	DO5~		
pSYNC~	27	28	RUN~		
SSWI~	29	30	Ø2~		
V+8	31	32	V+8		
GND	33	34	GND		

Altair 8800b-r Computer

Section: Front Panel - Interface Recon. Layout & ICs Page: FP5 Rendition: Mar 8, 2024



		Reconstruction					
UFNx	Туре	а	b	С	d	е	f
Н	74LS367		u	$\sqrt{}$	$\sqrt{}$	u	s
J	7400	s	s				
K	7410	S		$\sqrt{}$			
М	74LS04	S		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	S
Р	74LS04						s
Т	74LS04	u		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
V	74LS04						
W	74LS04						
Х	74LS04			$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
а	74LS00	n	n	n	n		
f	74LS368	n	n	n	n	n	n
n	74LS368	n	u	n	n	n	n
s	74LS368	n	n	u	s	s	s
z	74LS30	n					
g1	74LS75	n					
g2	74LS75	n					

Total ICs: 16

Count	Pins	V+5	GND
1	14	14	7
1	14	14	7
6	14	14	7
1	14	14	7
1	14	14	7
2	16	5	12
1	16	16	8
3	16	16	8
16			
10			
6			
	1 1 6 1 1 2 1 3 16	1 14 6 14 1 14 1 14 2 16 1 16 3 16	1 14 14 1 14 14 6 14 14 1 14 14 1 14 14 2 16 5 1 16 16 3 16 16

