Lecture 12.01 6809 Assembly Process


CPS310
Computer Organization II
WINTER 2022
© Dr. A. Sadeghian

The copyright to this original work is held by Dr. Sadeghian, and students registered in CPS310 can use this material for the purposes of this course but no other use is permitted, and there can be no sale or transfer or use of the work for any other purpose without explicit permission of Dr. Sadeghian.

ASSEMBLY PROGRAMS TO MACHINE CODE - EXAMPLE #1

Note: 6809's assembler is not case sensitive

	Instructi	on	Addresses	Opcode
	ORG	\$100		
	LDX	#0	100	8E 00 00
MORE:	LDB	,X+	103	E6 80
	STB	\$00FF, X	105	E7 88 FF
	CMPX	#\$40	108	8C 00 40
	BNE	MORE	10B	26 F6
	END		10D	



LDB ,X+ in Location \$103

POSTBYTE

LDB

$$\rightarrow$$

80

Register field: RR = 00 --> X 01 --> Y10 --> U

Indexed → requires post-byte

In indexed addressing, the referenced data is specified by a post-byte

FROM C1

FROM C5

7 6 5 4 3 2 1 0 Indexed Addressing Mode 1 R R 0 0 0 0 0 , R +

Post-byte:

1000 0000

The following instruction in \$105

 Op-Codes for 6809
 ADDRESSING MODE
 Inherent or

 Instruction
 Immediate
 Direct
 Indexed
 Extended
 Register
 M <= EA (memory addr.)</th>


 Oper
 Mnem
 Op c b
 Register
 M <= EA (memory addr.)</td>

 LDB
 C6 2 2 D6 4 2 E6 4+(2+) F6 5 3
 B <-- [M]</td>
 1 1 0


FROM C3

80 ,X+


11 --> S



CMPX #\$40 in Location \$108



FROM C5



The next instruction starts in location \$10B

BNE MORE in Location \$10B

Need to calculate the displacement

BNE

MORE



26 F6

PC at this point refers to the next instruction, \$10D

MORE is the address of the 2nd line of code, \$103

The displacement is the distance between where PC is and where the lable MORE points to: $(103-10D) = -10 \rightarrow$

(+ 10) 0000 1010

(- 10) 1111 0110

FROM C4

µ6809 Instruction

Branch if not equal to zero

Mnemonic

BNE

LBNE

e

b

Branch test

Z = 0

10 26 4 5

The next instruction is in location \$10D

ASSEMBLY PROGRAM TO MACHINE CODE CONVERSION


We just finished converting the given assembly program to the machine code:

LDX #0 **8E** 00 00 **,X**+ **E6** LDB 80 **STB** \$00FF, X **E7** 88 FF #\$40 **8C CMPX** 00 40 26 **MORE F6 BNE**

How does the memory map look like?

Memory Map for the given Example

Your program inside the memory after conversion to machine code



Actual look of the memory map where the instructions are not clearly identified

Second Example

	Instruc	tions	
	ORG	\$100	
	CLRB		
	LDU	#\$68	
FRED:	PSHU	В	
	LEAU	-1,U	
	CMPU	#\$5F	
	BNE	FRED	

CLRB in Location 100


CLRB → 5F

The next instruction is in location **101**

Op-Codes for 6809		AD	DRESSING	MODE	Inherent or		See Legend	
Instruction	Immediate	Direct	Indexed	Extended	Register	M <= EA (memory addr.)	below	ı
Oper Mnem	Op c b	Op cb				RTL Description	NZVC	
CLRB					(5F) 2 1	B < 0	0100	1

LDU #\$68 in Location \$101

LDU #\$68 → CE 0068



The next instruction is in location \$104

Post-Byte for Push and Pull

The post-byte for push and pull are straight forward

• For example, the post-byte for pulling or pushing register B on a stack (U or S) would be 00000100_2 or 04_{16} . Every bit is cleared except bit-1

Bit-7 (MSB)	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0
PC	S/U	Υ	X	DP	В	Α	CC

PSHU B in Location \$104

PSHU B → 36 04

The next instruction is in location \$106

Post-byte as explained in the previous slide is 4

Op-Cod	les for 6809				ADD	RESS	ING M	1ODE	;	Inher	rent o	r					
Instruct	tion	Imme	ediate	Direc	et	Inde	xed	Exte	nded	Regi	ster		M <= EA (memory addr.)				
Oper	Mnem	Op	c b	Op	c b	Op	c b	Op	c b	Op	c		RTL Description		zN	/kl	
	PSHU	(36)	5+ 2										push to U stack	П			

LEAU -1,U in Location \$106

LEAU -1,U → 33 5F

Register field : RR = 00 --> X 01 --> Y10 --> U

11 --> S

The next instruction is in location \$108

Post-byte: **5F**

7	6	5	4	3	. 2	11	0	Indexed Addressing Mode
	_		_					EA = R + 5 bit offset

<u>Po</u>st-byte: 010<mark>1 1111</mark>

5F -1,U

Op-Cod	es for 6809				ΑD	DR	RES	SINC	M	ODE		Inhe	rent o	r			
Instruct	ion	Imme	diate	Direc	t	h	Inde	exed		Exte	nded	Regi	ster		M <= EA (memory addr.)		
Oper	Mnem	Op	c b	Op	c	b	Op	С	b	Op	c b	Op			RTL Description	NZVC	
	LEAU						33) 4+	2+						U < EA		

CMPU #\$5F in Location \$108

CMPU #\$5F → 1183 005F

The next instruction is in location **\$10C**

Op-Codes for 6809					AD	DRES	SIN	G I	MODE	,	Inhere	ent o	r	See Legend	
Instruction	Imme	diate	:	Direc	t	Index	ed		Extend	ied	Regis	ter	M <= EA (memory addr.)	below	
Oper Mnem	Ор	c	b	Op	c b	Op	C	b	Op	c b	Op		RTL Description	NZVC	
CMPU	1183	5	4	1193	73	11A3	7+	3+	11B3	8 4			[U] - [M]	1 1 1 1	
						•			•		•				

BNE FRED in Location \$10C

BNE FRED \rightarrow 26 F6

The next instruction is in location \$10E

Need to calculate the displacement

PC in 6809 always refer to the next instruction, ie, \$10E

FRED is **\$104**

The displacement is $(104 - 10E) = -10 \rightarrow 0000 \ 1010$

1111 0110 → F6

µ6809 Instruction	Mnemonic		Þ	-	Branch test
Branch if not equal to zero	BNE	26	2	3	Z = 0
	LBNE	10 26	4	5+	

Second Example & memory map

	Instruct	tions
	ORG	\$100
FRED:	CLRB LDU PSHU LEAU CMPU BNE	#\$68 B -1,U #\$5F FRED

Addresses	Opcode
100	5F
101	CE 0068
104	36 04
106	33 5F
108	1183 005F
10C	26 F6
10E	

3rd Example

	ORG	\$200
LIST1	FCB	1,2,3,4,5
	ORG	\$300
LIST2	FCB	2,3,4,5,6
	ORG	\$400
LIST3	RMB	5
	ORG	\$100
	LDB	#5
	LDX	#LIST1
	LDY	#LIST3
LOOP	LDA	, X
	ADDA	\$100,X
	LEAX	1,X
	STA	,Y+
	DECB	
	BNE	LOOP
	END	

3rd Example

LIST1 LIST2	ORG FCB ORG FCB ORG	\$200 1,2,3,4,5 \$300 2,3,4,5,6 \$400			
LIST3	RMB	5 \$100			
	ORG LDB	#5	\$100	C6	05
	LDX	#LIST1	\$102	8E	0200
	LDY	#LIST3	\$105	108E	0400
LOOP	LDA	,Х 1	\$109	A6	84
	ADDA	\$100,X 2	\$10B	AB	89 0100
	LEAX	1,X 3	\$10F	30	01
	STA	,Y+ 4	\$111	A7	A0
	DECB	_	\$113	5A	
	BNE	LOOP 5	\$114	26	F3
	END	-			

LDB

#5

FROM C5

Instruct	ion	Imm	edia	te	Direc	t		Inde	xed		Exte	nde	d	Regi	ister		M <= EA (memory addr.)				-
Oper	Mnem	Op	c	b	Op	c	b	Op	С	b	Op	c	b	Op	C	b	RTL Description	N	\mathbf{z}	vk	
	LDB	C6	2	2	D6	4	2	E6	4+	2+	F6	5	3				B < [M]	1	1	0	\sqcap

\$100 C6 05

LDX #LIST1

_				Dire			Index	cea		Exter	ıded	Register		M <= EA (memory addr.)		
Oper	Mnem	Op	c t	Op	c	b	Op	c	b	Op	c b	Op c	b	RTL Description	NZVC	
	LDX	8E	3 3	9E	5	2	AE	5+	2+	BE	6 3			X < [M: M+1]	NZVC	

FROM C5

\$102 8E 0200


LDY #LIST3

Instruc	tion	Imme	dia	te	Direc	t		Index	ed		Extend	ded	Register		M <= EA (memory addr.) RTL Description	1	- 1
Oper	Mnem	Op	C	b	Op	c	b	Op	C	b	Op	c b	Op c	b	RTL Description	NZ	vkl
	LDY	108E	4	4	109E	6									Y < [M : M+1]	NZN	0
					•			•			•		•		•		

FROM C5

\$105 108E 0400

LDA ,X



FROM C5

Register field: RR = 00 --> X 01 --> Y 10 --> U 11 --> S


Post-by	/te	84	,X
POSI-DY	/le		72 %

7	6	5	4	3	2	11	0	Indexed Addressing Mode
1	R	R	i	0	1			EA = R + 0 offset

Post-byte: 1000 0100


\$109 A6 84

ADDA \$100,X



Post-byte: 1000 1001

\$10B AB 89 0100



Post-byte: 0000 0001

\$10F 30 01

STA ,Y+

Op-Cod	es for 6809			1	ADE	PES	SINC	M	ODE		Inher	ent or			
Instruct		Immed	liate	Direc	t	Ind	exed		Exte	nded	Regis	ster	M <=	EA (memory addr.	
Oper	Mnem	Op	c b	Op	c b	Or) C	b	Op	c b	Op	c b	RTL D	escription	NZVC
	STA			97	4 2	2 A7	7) 4+	2+	B7	5 3				M < [A]	110
FROM (25			Post	t-by	/te		A 0	,Y+	;				Register field: R	01> Y 10> U
7	6	5	-	4		3		2		1	() 1	Indexed A	Addressing Mode	11> S
1	R	R		0		0		0		0	(, R +	

Post-byte: 1010 0000

\$111 A7 A0

DECB

Op-Codes for 6809	AD	DRESSING MODE	Inherent or	See Legend
Instruction Imr	mediate Direct	Indexed Extended	Register M <= EA (memory	addr.) below
Oper Mnem O	p c b Op cb	Op c b Op c b	On c b RTL Description	NZVC
DECB			[5A] 2 1 B < [B] - 1	1 1 1

FROM C5

\$113 5A

BNE

LOOP

		Opcod			
µ6809 Instruction	<u>Mnemonic</u>	e	þ	C	Branch test
Branch if not equal to zero	BNE	26	2	3	Z = 0
FROM C4					

Displacement: PC is \$116, LOOP is \$109

\$109 - \$116 = -\$13

0000 1101

1111 0011

\$114 26 F3