Lecture 4

Chapter 4: The Instruction Set Architecture

CPS310

Computer Organization II
WINTER 2022

© Dr. A. Sadeghian


The copyright to this original work is held by Dr. Sadeghian and students registered in CPS310 can use this material for the purposes of this course but no other use is permitted, and there can be no sale or transfer or use of the work for any other purpose without explicit permission of Dr. Sadeghian.

The Instruction Set Architecture


- The Instruction Set Architecture (ISA) view of a machine corresponds to the machine and assembly language levels.
- A compiler translates a high level language, which is architecture independent, into assembly language, which is architecture dependent.
- An assembler translates assembly language programs into executable binary codes.

The System Bus Model of a Computer System, Revisited

- A compiled program is copied from a hard disk to the memory
- The CPU reads instructions and data from the memory, executes the instructions, and stores the results back into the memory



Common Sizes for Data Types



Byte-Addressable Machine

 In a <u>byte-addressable machine</u>, the <u>smallest</u> data that can be accessed in memory is the <u>byte</u>

Example:

Using address 0x2048 we can access the memory

content whose address is 0x2048

Address	Memory
0x2048	0011 1000
0x2049	0101 1010
0x204A	0000 0011
0x204B	1111 0100



Byte-Addressable Machine

 Single-byte data is stored in a single memory location (eg, we need 1 byte to store 0011 1000)

Multi-byte data is stored as a sequence of bytes in a

number of memory locations

(eg, we need 4 bytes to store

0011 1000

1010 1010

0000 0011

1111 0100)

Address	Memory
0x2048	0011 1000
0x2049	0101 1010
0x204A	0000 0011
0x204B	1111 0100

1 BYTE

Single-Byte data and Memory

- How to access the data (what is the address)?
 The address of the data is the address of the memory location holding the single byte data
- How to store/read the data?
 There is only one way to store/read the data

Address	Memory Content
0x2048	1010 1010

Multi-Byte data and Memory

- How to access the data (what is the address)?

 The address is the same as the address of the byte with the lowest address
- How to store/read the data?

 Big-Endian vs Little-Endian


Address	Memory Content
0x2048	0000 1111
0x2049	0101 0101
0x204A	1010 1010
0x204B	1111 0000


Big-Endian and Little-Endian Formats

How to store multi-byte in memory - 2 choices:

big-endian: most significant byte is stored first


little-endian: least significant byte is stored first






Word address is x for both big-endian and little-endian formats.

Big-Endian vs Little-Endian



Big-Endian vs Little-Endian - Example



ARC – A RISC Computer

The ARC ISA is a subset of the SPARC ISA

SPARC - Scalable Processor Architecture a Reduced Instruction Set Computing (RISC) ISA

RISC vs CISC

RISC: Reduced Instruction Set Computer

- Less instructions
- Simpler instructions (typically perform one task)
- More registers
- Easy to pipeline
- Work with registers more

RISC vs CISC

CISC: Complex Instruction Set Computer

- More instructions
- Complex instructions
 (can perform more than one task)
- Less registers
- Not easy to pipeline
- Work with memory more

SPARC

- An instruction set architecture (ISA)
- With 32-bit integer and 32, 64, 128-bit IEEE Standard 754 floating-point as its principal data types



- It defines general-purpose integer, floating-point, and special state/status registers
- 72 basic instruction operations, all encoded in 32bit wide instruction formats

SPARC Processor

- Typically comprises an integer unit (IU), a floatingpoint unit (FPU), an optional coprocessor (CP), each with its own registers
- IU: (aka ALU) is the central part of the processor. In its most basic design it is a combinational logic circuit performing arithmetic and logical operations on integer numbers
- FPU: A (aka a math coprocessor) designed to perform operations on floating point numbers


SPARC Co-Processor (CP)


- A processor to add to the capabilities of the main microprocessor
- Maximum concurrency between integer, floatingpoint, and coprocessor instruction execution
- All of the registers with the possible exception of the coprocessor's are 32 bits wide
- Instruction operands are generally single registers, register pairs, or register quadruples

Some CPUs work with single byte of data

They either:

- Store 1 byte of data to the memory, or
- Read 1 byte of data from the memory








Some CPUs work with multi-byte of data

They either:

- Store multi-byte of data to the memory, or
- Read multi-byte of data from the memory








Writing 4 bytes to the memory location 3000

This is known as 4-byte addressable memory i.e., at any given time, CPU reads 4 bytes from the memory or write 4 byte to the memory


ARC

- Addresses are **32** bits (0 to 2³²-1)
- 32-bit byte-addressable memory
- can manipulate 32-bit data
- the address of a **32**-bit word is the address of its byte with the lowest address
- Big-Endian (MSB in the lowest address)

Memory Map for the ARC



ARC Memory Map – Reserved Locations, OS Space




Reserved Locations
OS Space

The top portion of the memory from address 0 to 2044 is reserved for the operating system


Not to be used by the user

ARC Memory Map – User Space






ARC Memory Map – User Space





ARC Memory Map – Stack Space



User Space + Stack To be used by the user **Code & Data & Stack Bottom of the user** space (bottom of the **Stack): from address** $2^{31} - 4$

ARC Memory Map – I/O Space





Free space to be used as I/O

I/O Space

To be used by the user Code & Data & Stack


Bottom of the user space (bottom of the Stack): from address $2^{31} - 4$

Memory Map for the ARC

Memory locations are arranged linearly in consecutive order

Each numbered locations corresponds to an ARC word

The unique number that identifies each word is referred to as its address.



Memory Mapped I/O

- I/O devices are treated as memory locations
- Have unique addresses in the memory
- Memory Read/Write commands can be used for Reading to and Writing from the devices


Abstract View of a CPU

data section (AKA datapath):

registers and an ALU

control section:

- interpret instructions
- effect register transfers
- execute the instructions




The Fetch-Execute Cycle

The steps that the **control unit** carries out in executing a program are:


FETCH DECODE READ OP EXECUTE (IF ANY)

- (1) Fetch the next instr to be executed from memory
- (2) Decode the opcode
- (3) Read operand(s) from main memory, if any
- (4) Execute the instruction and store results
- (5) Go to step 1

Non - Pipelining




Pipelining



Register File

- A small fast memory
- Very similar to the main memory
- But separate from the main memory
- Located inside the CPU
- Hence faster
- From few registers to few thousands registers
- Each register has a distinct designation
- In ARC, 5-bit designation/address, for 32 registers

An Example Datapath



The ARC datapath is made up of a collection of registers known as the register file and the arithmetic and logic unit (ALU)

Instruction Set

A collection of instructions that a processor can execute

- Difference processors have different instructions
- They typically differ in
 - Size of the instruction
 - Type of operations that they perform
 - Complexity of the instructions
 - Type of operands they use