High Level Design Specification (HLDS)

for

Asynchronous FIFO

Version 1.0

Prepared by Daniyal Ahmad, Fardeen Wasey, Adeel Ahmed

ECE-593: Fundamentals of Pre-Silicon Validation - Venkatesh Patil

02/3/2024

Table of Contents

Table of	Contentsii	i
Revision	Historyii	i
	oduction1	
1.1 1.2 1.3 1.4 1.5	Purpose	l l
_	all Description2	
2.1 2.2 2.3 2.4 2.5	Product Perspective	2 3 3 3
2.6	Assumptions and Dependencies	
3.1 3.2	rnal Interface Requirements Hardware Interfaces 4 Software Interfaces 5 Iuct Features 5 FIFO Memory 6 N-bit Gray Code Counter 6 Synchronizers 6 Empty and Full Flag condition 6 Almost Empty and Almost Full condition 8 Parameterization 8 Data Writting 8	1555553
4.8 4.9 4.10	Interaction Between Clocks 8 Clear or Reset Operation 8 Protocol for FIFO Status 9	3
	y9)
Appendi	ix A: Depth Calculation9	,

Revision History

Name	Date	Reason For Changes	Version
Async FIFO	03/02/24	N.A.	1.0

1. Introduction

1.1 Purpose

This High-Level Design Specification (HLDS) describes the implementation of the Async FIFO revision 1.0.

1.2 Document Conventions

Following fonts have special significance:

Bold (Times) is used for headings and subheadings.

Italics (Arial) is used for references and links, and Italic (Times) for footer and header.

1.3 Intended Audience and Reading Suggestions

This High-Level Design Specification (HLDS) is intended for Logic Design engineers looking for designing techniques and debugging of Async FIFO, Design Verification Engineers for writing effective test cases, Design Verification/Validation Manager for looking over the Design progress and proper verification plans and coverage closure.

1.4 Product Scope

This implementation of FIFO aims to develop an effective and highly accurate way of providing buffer between two different clock domains in such a way that the address which is written first will be the first to be read. It contains adjustable parameters which makes it scalable as per the design needs. It befits with its scalable design for different applications, high accuracy, efficient use of combination logics, flip flops, improved bandwidth and latency, usage of gray code counter for synchronization.

Some of the major objectives of this implementation are to make it scalable for most of the design and applications, have proper and efficient synchronization between different clocks of different domains so that the correct data is retrieved. So, the goal of the design is to achieve less resourceful and accurate data synchronization.


1.5 References

http://www.sunburst-design.com/papers/CummingsSNUG2002SJ FIFO1.pdf

2. Overall Description

2.1 Product Perspective

This FIFO module is a standalone module, which aims to achieve proper synchronization between different clock domains, with scalable and effective data flow with an ability to integrate into larger SoC subsystems and Microprocessors.



2.2 Product Functions


The main functions are as follows:

Data Write: Writing data to the address inside the FIFO buffer.

Data Read: Reading the data from the memory buffer of the FIFO in the First In First Out fashion. Full and Empty Condition Status: Keeps updating about whether the Write pointer catching the Read pointer and vice versa.

Almost Full and Almost Empty: Keeps updating about whether the write pointer is about to catch the read point and vice versa

always_ff @(posedge clk_write or negedge rst) always_ff @ (posedge clk_write or negedge rst)



memory[rear_index] <= data_in

data_out <= memory[front_index]</pre>

2.3 User Classes and Characteristics

It targets users that work as a hardware engineer such as Logic design engineers and design verification engineers with the help of computer architects can implement and scale this module with complex design. These engineers need to have proper documentation of the design that helps in making design strategies and verification test cases.

2.4 Tools and Software

The Async FIFO module would work in mainstream operating systems such a Linux, Mac, and Windows, and the software applications includes Mentors Questa Sim and Intel Quartus Prime. Any moderate modern hardware setting should be enough for simulation and test cases.

2.5 Design and Implementation Constraints

Accuracy is one of the important constraints for this FIFO module which can become better but with the expense of resources and some serious drawbacks. Also, clock timing amongst different clocks plays a very important role, which could be further explored by doing STA.

2.6 Assumptions and Dependencies

For now, the design will be compatible with any tool that supports simulation of HDLs ad the code will be based on System Verilog/ Verilog. During verification, the whole module will be treated as a black box, and stimulus will be provided to its input while the results of the output will be compared with the intended output.

3. External Interface Requirements

3.1 Hardware Interfaces

Logical elements in the design include memory blocks, synchronizers, and gray code counters. Following are the modules:

A top level design that will interface different modules.

```
module AsyncFIFO (
  input logic clk_write,
  input logic clk_read,
  input logic rst,
  input logic [7:0] data_in,
  input logic write_enable,
  input logic read enable.
  output logic [7:0] data_out,
  output logic full.
  output logic empty,
  output logic almost_full,
  output logic almost_empty
);
                          clk write
                                             clk_read
       data_in
                                                                             data_out
                                                                             ►full
                                        Async FIFO
                                   Depth = 256, Width = 8
                                                                             empty
   write_enable
                                                                               almost_full
    read enable
                                                                               almost_empty
                                  rst
```

Other than this, there will be a memory buffer that will function as a memory between different domains, two synchronizers, that will synchronize read domain to write domain and vice versa, read pointer with empty generation logic to ensure that the necessary action during the empty condition and write pointer with full generation logic to do the same with its condition.

3.2 Software Interfaces

This production can be used in various applications which could use software like MATLAB interfaced with Intel Quartus Prime.


4. Product Features

There are various features in these products.

4.1 FIFO Memory

The product consists of a FIFO memory buffer which could be parameterized as per the design needs. This portion is a dual port synchronous RAM which will be accessed by both differ clock domains. The data will be written from one of the domains and will be read to another domain in a FIFO fashion. Its depth and width can be changed as it is parameterized. The design's flexibility allows it to handle different needs for data width and memory capacities. The memory can perform read and write operations based on the read and write pointers that are provided. When a write operation is carried out, data is written to the memory at the given address. In contrast, a read operation retrieves data from memory by using the read address.

Timing Diagram



4.2 Binary Counter

We have decided to implement binary counter for the initial stage of our design which simply increments or decrements as per the iterations of reads and write pointers.


4.3 Synchronizers

This product may include read pointer to write-domain and write pointer to read-domain synchronizers to ensure proper data transfer between clock domains. More specifically, two flip-flop synchronizers are arranged to reduce hazards and provide reliable data transfer. For the first one, the synchronized read pointer is used and compared with to determine the FULL condition. Similarly, for the second one, the synchronized write pointer is used and compared with to determine the EMPTY condition. Their Flipflops are synchronized to write clock and read clock respectively. Comparison of the pointer bits helps in determining the empty and full condition, i.e., if every bit of both the pointers are equal, it is an empty condition or only the MSBs are not equal, then it's the full condition. To determine the empty flag, the synchronized read pointer and the synchronized write pointer are compared.

4.4 Empty and Full flag condition

There will be two logics to assert the Empty and Full status flags. The empty logic functions with the read clock domain and contains the FIFO reads pointer. Similarly, the full logic functions with the write clock domain and contains the FIFO write pointer. These two logics are the most crucial portions as the transmission of correct data from one clock domain to another clock domain relies on it. Suppose if the write pointer catches up the read pointer and the full flag is not set, the very first location will be corrupted then and the very same location with corrupted data will be accessed by the read clock domain. The complete full flag is obtained by comparing the modified write pointer with the synchronized and modified read pointer. Their modules utilize a straightforward block that concatenates the two registers together for shifting and reset. A concise and uncomplicated design is supported by this purposeful simplicity. So after the writing, the FIFO deassert the empty signals, and also after the read, the FIFO de-assert the write signal.

In both the conditions, if resets are not asserted, then the value of flags depends upon the synchronized pointer value.



4.5 Almost Empty and Almost Full condition

Almost full refers to a situation where the total number of storage spaces occupied is approaching, but not quite reaching, the maximum capacity. Usually, the maximum FIFO depth falls below a preset threshold due to the difference between the write and read pointers. The system's goal is to notify users when the FIFO is almost full so they can take the appropriate action before it really fills. It could act as a warning to prevent data overload or loss. An almost empty FIFO is one that has almost 0 stored entries but is not quite empty. Usually, this condition is triggered when there is a significant increase over a predefined threshold in the difference between the write and read locations. To provide an early warning when the FIFO is about to run out of data, an almost empty signal is used. It can be used to initiate operations so that the flow never ceases, such as obtaining fresh data.

4.6 Parameterization

The flexible parameterization of the design allows for customization of the data size, address size, and other relevant aspects. This characteristic increases the design's flexibility and adaptability, making it appropriate for a variety of uses. The Data Size parameter specifies the Data Bus Width (in bits). Users can choose the size of the data that will be stored in and retrieved from the FIFO, supporting various data widths, based on the demands of the application. The address size parameter indicates how many bits are necessary to reach memory locations inside the FIFO. Customers can use this option to scale for varying storage capacities by matching the required size of the FIFO memory.

4.7 Data Writing

The Data is written on the positive edge, or posedge, of the write clock. This ensures that data is entered into the FIFO consistently and synchronously. A write enable signal, which determines when data is accepted, controls the writing process.

4.8 Interaction Between Clocks

Since the architecture supports two asynchronous clocks, suitable synchronization methods are needed. Synchronizers that safely transfer data and control signals between the read and write clock domains include dual flip-flop designs.

4.9 Clear or Reset Operation

A reset mechanism is incorporated to initialize the FIFO. By activating the FIFO almost empty and/or empty conditions, it guarantees a precisely defined beginning state.

```
if (rst)
    begin
        front_index <= 0;
        rear_index <= 0;
        count <= 0;
        data_out <= 0;
    end</pre>
```

4.10 Protocol for FIFO Status

FIFO Empty: Indicates an empty FIFO and is asserted when the read and write pointers are equal. FIFO Full: A full FIFO is indicated when the difference between the read and write pointers is equal to the FIFO depth.

Almost-Empty/Almost-Full: These states enable sophisticated status reporting, and they are established by binary pointer computations.

Summary

To summarize, First-In-First-Out (FIFO) memory buffers are crucial components of digital systems because they facilitate the orderly transmission of data across asynchronous clock domains. When data needs to be delayed over several clock regions, FIFOs are often used to ensure synchronized transmission and prevent data loss. The design of this document may be updated in the future.

Appendix A: Depth Calculation

Writing frequency = $f_A = 500MHz$.

Reading Frequency = $f_B = 500MHz$.

Duty cycle = 50%

Burst Length = No. of data items to be transferred = 300.

No. of idle cycles between two successive writes is = 2.

No. of idle cycles between two successive reads is = 5.

The no. of idle cycles between two successive writes is 2 clock cycle. It means that, after writing one data, module A is waiting for one clock cycle, to initiate the next write and duty cycle is 50%. So, it can be understood that for every six clock cycles, one data is written.

The no. of idle cycles between two successive reads is 5 clock cycles. It means that, after reading one data, module B is waiting for 5 clock cycles, to initiate the next read and duty cycle is 50%. So, it can be understood that for every 12 clock cycles, one data is read.

Time required to write one data item = (6 * 1)/500Mhz = 12ns

Time required to write into 300 data items = 300 * 12ns = 3600ns

Time required to read one data item = (12 * 1)/500Mhz = 24ns

So, for every 24ns, module B is going to read one data item in the burst.

So, in a period of 3600ns, 300 number of data items can be written.

The no. of data item can be read in a period of 3600 ns = 3600/24 = 150

So, the remaining number of bytes stored in the FIFO = 300 - 150 = 150

Depth = Burst length -150 = 300 - 150 = 150

So, the FIFO which must be in this scenario must be capable of storing 150 data items.

The calculated depth is 150 bits, and the width is 8 bits for this design.

By increasing by 10-15 percent margin, and taking the next 2ⁿ number, we decided to take a depth of 256.

[7:0] memory [0:255]