

axi_dma_1
S_AXI_LITE
S_AXIS_S2MM
S_AXIS_STS
s_axi_lite_aclk
m_axi_sg_aclk
m_axi_mm2s_aclk
m_axi_s2mm_aclk
axi_resetn
M_AXI_SG
M_AXI_MM2S
M_AXI_S2MM
M_AXIS_MM2S
M_AXIS_CNTRL
mm2s_prmry_reset_out_n
mm2s_cntrl_reset_out_n
s2mm_prmry_reset_out_n
s2mm_sts_reset_out_n
mm2s_introut
s2mm_introut
AXI Direct Memory Access
rst_mig_7series_0_81M
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
mig_7series_0
S_AXI
sys_rst
clk_ref_i
sys_clk_i
aresetn
DDR2
ui_clk_sync_rst
ui_clk
ui_addn_clk_0
mmcm_locked
init_calib_complete
Memory Interface Generator (MIG 7 Series)
ddr2_sdram
ndim_dist_finder_1
s_axi_control
in_stream
ap_clk
ap_rst_n
out_stream
interrupt
Ndim_dist_finder (Pre-Production)
ndim_dist_finder_0
axi_dma_0
M_AXI_MM2S
M_AXI_S2MM
M_AXIS_MM2S
axi_smc
S00_AXI
S01_AXI
S02_AXI
S03_AXI
S04_AXI
S05_AXI
M00_AXI
M01_AXI
M02_AXI
M03_AXI
M04_AXI
M05_AXI
M06_AXI
aclk
aclk1
aresetn
AXI SmartConnect
axi_timer_0
capturetrig0
capturetrig1
freeze
s_axi_aclk
s_axi_aresetn
generateout0
generateout1
pwm0
AXI Timer
mdm_1
MBDEBUG_0
Debug_SYS_Rst
MicroBlaze Debug Module (MDM)
microblaze_0
INTERRUPT
DEBUG
Clk
Reset
DLMB
ILMB
M_AXI_DP
MicroBlaze
microblaze_0_local_memory
DLMB
ILMB
LMB_Clk
SYS_Rst
axi_uartlite_0
UART
AXI Uartlite
usb_uart
reset
reset_inv_0
Op1[0:0]
Res[0:0]
Utility Vector Logic
sys_clock
clk_wiz_1
clk_in1
clk_out1
locked
Clocking Wizard
rst_clk_wiz_1_100M
Processor System Reset