
# Chapter 4 Designing Combinational Systems

- Full adder
- Ripple carry adders
- Carry look-ahead adders
- Decoder
- Multiplexer
- Buffer
- Bus
- Gate arrays
  - ROM
  - PLA
  - PAL

## Full Adder

Xi	<b>y</b> i	Ci	Ci+1	Si
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


(a) Truth table for full adder



$$c_{i+1} = x_i y_i + c_i (x_i \oplus y_i)$$

(b) Map representation

# Full Adder




(c) Full-adder logic schematic

(e) Graphic symbol


# Gate delay

Figure 4.2 Illustration of gate delay.



## Delay through 1-bit adder (full adder)


Figure 4.3 Delay through a 1-bit adder.




N-bit adder can be built by connecting n 1-bit adders (ripple carry adder) Time for n-bit adder =  $(2n+4)\Delta$ 

# 4-bit ripple carry adder

### Figure 4.1 A 4-bit adder.



## 8-bit Ripple carry adder



# Carry look-ahead adders

### Advantage of Carry-look-ahead technique

• reduce the delay of the carry chain in this kind of ripple-carry chain

$$x_{i+3} x_{i+2} x_{i+1} x_i + y_{i+3} y_{i+2} y_{i+1} y_i$$
 (input carry  $c_i$ )

- carry-generate function  $g_i = x_i y_i$
- carry-propagate function  $p_i = x_i \oplus y_i$

• 
$$c_{i+1} = g_i + p_i c_i$$
  $c_{i+2} = g_{i+1} + p_{i+1} c_{i+1}$   
 $c_{i+3} = g_{i+2} + p_{i+2} c_{i+2}$   $c_{i+4} = g_{i+3} + p_{i+3} c_{i+3}$ 

### • Express in terms of $c_i$

• 
$$c_{i+1} = g_i + p_i c_i$$
  
 $c_{i+2} = g_{i+1} + p_{i+1} g_i + p_{i+1} p_i c_i$   
 $c_{i+3} = g_{i+2} + p_{i+2} g_{i+1} + p_{i+2} p_{i+1} g_i + p_{i+2} p_{i+1} p_i c_i$   
 $c_{i+4} = g_{i+3} + p_{i+3} g_{i+2} + p_{i+3} p_{i+2} g_{i+1} + p_{i+3} p_{i+2} p_{i+1} g_i + p_{i+3} p_{i+2} p_{i+1} p_i c_i$   
 $\Rightarrow$  can compute directly from input bits and input carry  $c_i$ 

## Carry look-ahead adders


### carry-look-ahead(CLA) generator

- $c_{i+4} = g_{(i,i+3)} + p_{(i,i+3)}c_i$ •  $g_{(i,i+3)} = g_{i+3} + p_{i+3}g_{i+2} + p_{i+3}p_{i+2}g_{i+1} + p_{i+3}p_{i+2}p_{i+1}g_i$ •  $p_{(i,i+3)} = p_{i+3}p_{i+2}p_{i+1}p_i$
- replace the 4-bit carry chain, so make the adder faster

### carry-look-ahead adder v.s. ripple-carry-adder

- ripple-carry adder
  - consist of 4 FA carry chains
  - each FA carry chain consists of 1 AND and 1 OR gate, used to compute  $c_{i+1} = g_i + p_i c_i$
- carry-look-ahead adder
  - CLA generator can produce 4 carries with less delay than the ripple-carry chain
  - produce a faster 4-bit adder, and improve the speed of larger adders as well


# Carry generation of 4-bit ripple carry adder




- •carry-generate function  $g_i = x_i y_i$
- carry-propagate function  $p_i = x_i \oplus y_i$

$$\begin{split} c_{i+1} &= g_i + p_i c_i \\ c_{i+2} &= g_{i+1} + p_{i+1} g_i + p_{i+1} p_i c_i \\ c_{i+3} &= g_{i+2} + p_{i+2} g_{i+1} + p_{i+2} p_{i+1} g_i + p_{i+2} p_{i+1} p_i c_i \\ c_{i+4} &= g_{i+3} + p_{i+3} g_{i+2} + p_{i+3} p_{i+2} g_{i+1} + p_{i+3} p_{i+2} p_{i+1} g_i + p_{i+3} p_{i+2} p_{i+1} p_i c_i \end{split}$$

# 4-bit carry look-ahead adder



# Single-level 16-bit carry look-ahead adder



## 2-level 16-bit carry look-ahead adder

### **■** Two-level CLA generator

• speed up by using an additional CLA generator

• 
$$c_4 = g_{(0,3)} + p_{(0,3)}c_0$$
  $c_8 = g_{(4,7)} + p_{(4,7)}c_4$   $c_{12} = g_{(8,11)} + p_{(8,11)}c_8$   $c_{16} = g_{(12,15)} + p_{(12,15)}c_{12}$ 

• second level generates these carries for the first-level CLA generator

$$- C_{4} = G_{0-3} + P_{0-3} \cdot C_{0}$$

$$- C_{8} = G_{4-7} + P_{4-7} \cdot C_{4} = G_{4-7} + P_{4-7} \cdot G_{0-3} + P_{4-7} \cdot P_{0-3} \cdot C_{0}$$


$$- C_{12} = G_{8-11} + P_{8-11} \cdot C_{8} = G_{8-11} + P_{8-11} \cdot G_{4-7} + P_{8-11} \cdot P_{4-7} \cdot G_{0-3}$$

$$+ P_{8-11} \cdot P_{4-7} \cdot P_{0-3} \cdot C_{0}$$

$$- C_{16} = G_{12-15} + P_{12-15} \cdot C_{12} = \cdots$$

## 2-level 16-bit carry look-ahead adder (cont)

### **■** Two-level CLA generator



- (b) Two-level CLA generator
- ① 1 gate delay: P15 P0, G15 G0 계산
- ② 2 gate delay : G<sub>12-15</sub> , G<sub>8-11</sub> , G<sub>4-7</sub> , G<sub>0-3</sub> 계산 (P<sub>12-15</sub> , P<sub>8-11</sub> , P<sub>4-7</sub> , P<sub>0-3</sub> 는 1 gate delay 소요)
- ③ 2 gate delay: C<sub>16</sub>, C<sub>12</sub>, C<sub>8</sub>, C<sub>4</sub> 계산
- ④ 2 gate delay: C<sub>16</sub>, C<sub>12</sub>, C<sub>8</sub>, C<sub>4</sub>, C<sub>0</sub>를 이용하여 C<sub>15</sub> C<sub>13</sub>, C<sub>11</sub> C<sub>9</sub>, C<sub>7</sub>-C<sub>5</sub>, C<sub>3</sub>-C<sub>1</sub> 계산
- ⑤ 1 gate delay : 최종 sum S<sub>15</sub> S<sub>0</sub> 계산

# Delay comparison

CARRY CHAIN	RIPPLE DELAY	ONE-LEVEL	TWO-LEVEL
		CLA	CLA
$c_0(x_0, y_0)$ to $c_4$	19.2 (23.4)	4.8 (13.0)	4.8 (13.2)
$c_0(x_0, y_0)$ to $c_8$	38.4 (42.6)	9.6 (17.8)	5.6 (16.2)
$c_0(x_0,y_0)$ to $c_{12}$	57.6 (61.8)	14.4 (22.6)	6.4 (17.0)
$c_0(x_0,y_0)$ to $c_{16}$	76.8 (81.0)	19.2 (27.4)	7.2 (19.4)

delay from  $x_0$  or  $y_0$ 

# Adders/Subtractors

### Binary subtraction

• add the minuend to the 2's complement of the subtrahend

#### Adders/Subtractor


• inputs :  $A = a_{n-1}...a_0$  and  $B = b_{n-1}...b_0$ 

• output :  $F = f_{n-1}...f_0$ 

• select signal : S

S	FUNCTION	COMMENT
0	A + B	Addition
1	A + B' + 1	Subtraction

(a) Truth table



Two's-complement adder/subtractor

## Adders/Subtractors

- Subtraction: Develop the truth table for a 1-bit full subtractor and cascade as many of these as are needed, producing a borrow-ripple subtractor.
- Adder/Subtractor : signal line = 0 for addition & signal line = 1 for subtraction.





Figure 4.5

# Binary decoders

Table 4.2a An active high decoder.

а	b	0	1	2	3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Figure 4.8a An active high decoder.



# Binary decoders

Table 4.2b An active low decoder.

а	b	0	1	2	3
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0

Figure 4.8b An active low decoder.







Figure 4.9 Decoder with enable.

EN'	а	b	0	1	2	3
1	х	X 0 1 0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	1	0	0
0	1	0	0	0	1	0
	1		0	0	0	1






## 3x8 decoder



a b c	$y_0$	$\mathbf{y}_1$	$\mathbf{y}_2$	$y_3$	$y_4$	$y_5$	$y_6$	$y_7$
0 0 0	1	0	0	0	0	0	0	0
0 0 1								
0 1 0	0	0	1	0	0	0	0	0
0 1 1	0	0	0	1	0	0	0	0
1 0 0	0	0	0	0	1	0	0	0
1 0 1	0	0	0	0	0	1	0	0
1 1 0	0	0	0	0	0	0	1	0
1 1 1	0	0	0	0	0	0	0	1

# 4x16 decoder using 2x4 decoders




## Logic function by decoders

- Example 4.3
  - Implementation of logic function

$$f(a, b, c) = \sum m(0, 2, 3, 7)$$


$$g(a, b, c) = \sum m(1, 4, 6, 7)$$




## Multiplexers (data selectors)

• combinatorial component that can select one of several data sources to be used as operands for an ALU

• n inputs, one output,  $\log_2 n$  select signals




- (a) Graphic symbol
- (b) Truth table
- (c) Boolean expression



(d) Logic diagram

# 4x1 Mutiplexer




Sı	So	Y
0	0	$D_0$
0	1	$D_1$
1	0	$D_2$
1	1	$D_3$

(a) Graphic symbol

(b) Truth table


$$Y = S_1 \ S_0 \ D_0 + S_1 \ S_0 D_1 + S_1 S_0 \ D_2 + S_1 S_0 D_3$$

(c) Boolean expression




(d) Logic diagram

# 4x1 MUX using 3 (2x1) MUX



# 8x1 Multiplexer (1)

$S_2$	Sı	$S_{O}$	Y
0	0	0	$D_0$
0	0	1	$D_1$
0	1	0	$D_2$
0	1	1	$D_3$
1	0	0	$D_4$
1	0	1	$D_5$
1	1	0	$D_6$
1	1	1	$D_7$




(a) Truth table

(b) Implementation with 2-to-1 selectors

# 8x1 multiplexer (2)


$S_2$	Sı	So	Y
0	0	0	$D_0$
0	0	1	$D_1$
0	1	0	$D_2$
0	1	1	$D_3$
1	0	0	$D_4$
1	0	1	$D_5$
1	1	0	$D_6$
1	1	1	$D_7$



(a) Truth table

(b) Implementation with a decoder

# Multi-bit multiplexer




# Function implementation using mux

- Multiplexers can be used to implement logic functions.
- Example 4.4
  - Implement the function


$$f(a, b) = \sum m(0, 1, 3)$$

а	b	f
0	0	1
0	1	1
1	0	0
1	1	1



## Three state gates (buffers)

EN	а	F
0	0	Z
0	1	Z
1	0	0
1	1	1








Figure 4.15

- Three-state buffers with active low enables and/or outputs exist.
- Three-state outputs also exist on other more complex gates.
- A multiplexer using three-state gates. (without the OR gate)
  - The enable is the control input : f = a (EN = 0) or f = b (EN = 1)
  - The three-state gate is often used for signals that travel between systems.
  - bus: it is a set of lines over which data is transferred.

## BUS





(c) 2-input bus


Е	Y
0	Z
1	D

(b) Truth table for tristate driver

S	Y
0	$D_0$
1	$D_I$

(d) Truth table for 2-input bus

# bus




(e) 4-input bus

Si	$S_{O}$	Y
0	0	$D_0$
0	1	$D_I$
1	0	$D_2$
1	1	$D_3$

(f) Truth table for 4-input bus

# Read-Only Memory (ROM)

### An 8-Word x 4-Bit ROM




A	В	C	$F_0$	$F_1$	$F_2$	$F_3$	
0	0	0	1	0	1	0 \	•
0	0	1	1	0	1	0	
0	1	0	0	1	1	1	typical data
0	1	1	0	1	0	1	stored in
1	0	0	1	1	0	0 (	<sup>≻</sup> ROM
1	0	1	0	0	0	1	$(2^3 \text{ words of }$
1	1	0	1	1	1	1	(2° words or
1	1	1	0	1	0	1 /	4bits each)


(a) Block diagram

(b) Truth table for ROM

# Basic ROM structure



### An 8-Word x 4-Bit ROM



$$F_0 = \sum m(0,1,4,6) = A'B' + AC'$$

$$F_1 = \sum m(2,3,4,6,7) = B + AC'$$


$$F_2 = \sum m(0,1,2,6) = A'B' + BC'$$

$$F_3 = \sum m(2,3,5,6,7) = AC + B4$$


#### **ROM**

#### programmable versions of the conceptional AND and OR gate

- connections are made
  - during manufacturing, when physically connect two lines whenever a connection is desired
  - in the field, when burn the fuse between an input line and a gate line whenever a connection is not desired




### $16 \times 4 \text{ ROM}$



## **Designing with Read-Only Memories**


### • Example 4.7

W(A, B, C, D) =  $\Sigma$ m(3, 7, 8, 9, 11, 15), X(A, B, C, D) =  $\Sigma$ m(3, 4, 5, 7, 10, 14, 15), Y(A, B, C, D) =  $\Sigma$ m(1, 5, 7, 11, 15)




# Hexadecimal to ASCII Code Converter

Input He:				Hex	<b>ASCII Code for Hex Digit</b>						
W	X	Y	Z	Digit	$\mathbf{A}_{6}$	$\mathbf{A_5}$	$\mathbf{A_4}$	$\mathbf{A_3}$	$\mathbf{A_2}$	$\mathbf{A_1}$	$\mathbf{A_0}$
0	0	0	0	0	0	1	1	0	0	0	0
0	0	0	1	1	0	1	1	0	0	0	1
0	0	1	0	2	0	1	1	0	0	1	0
0	0	1	1	3	0	1	1	0	0	1	1
0	1	0	0	4	0	1	1	0	1	0	0
0	1	0	1	5	0	1	1	0	1	0	1
0	1	1	0	6	0	1	1	0	1	1	0
0	1	1	1	7	0	1	1	0	1	1	1
1	0	0	0	8	0	1	1	1	0	0	0
1	0	0	1	9	0	1	1	1	0	0	1
1	0	1	0	${f A}$	1	0	0	0	0	0	1
1	0	1	1	В	1	0	0	0	0	1	0
1	1	0	0	C	1	0	0	0	0	1	1
1	1	0	1	D	1	0	0	0	1	0	0
1	1	1	0	${f E}$	1	0	0	0	1	0	1
1	1	1	1	${f F}$	1	0	0	0	1	1	0



### ROM realization of code converter



#### PROGRAMMABLE LOGIC ARRAYS

#### ROMs

- have only a small number of 1's, so many of the words have a value of 0
  - ⇒ programmable logic arrays (PLAs) minimize this waste

#### PLAs differ from ROMs in the address decoder


- instead of a full decoder, use a <u>programmable decoder</u> (AND array), which can be programmed to decode only those words that have a nonzero content
- programmable output array used whenever to complement the output values

#### Advantage of PLAs

- no less flexible than ROMs
- more efficient in their implementation of random logic
- used more often for the implementation of control logics, whereas ROMs are used most frequently for tables of coefficients, startup programs, test vectors, and other random data


## Programmable Logic Devices

Programmable Logic Array Structure




## PLA implementation of the full adder

<b>A</b> <sub>3</sub>	$A_2$	Αı	A <sub>0</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	Fo
	Xi	<b>y</b> i	Ci			Si	Ci+1
X	0	0	0	X	X	0	0
X	0	0	1	X	X	0	1
X	0	1	0	X	X	0	1
X	0	1	1	X	X	1	0
X	1	0	0	X	X	0	1
X	1	0	1	X	X	1	0
X	1	1	0	X	X	1	0
X	1	1	1	X	X	1	1




$$S_i = x_i' y_i' c_i + x_i' y_i c_i' + x_i y_i' c_i' + x_i y_i c_i$$



$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$


# PLA implementation of full-adder





## Designing with Programmable Logic Arrays

#### • Example 4.8

•W(A, B, C, D) = 
$$\Sigma$$
m(3, 7, 8, 9, 11, 15), X(A, B, C, D) =  $\Sigma$ m(3, 4, 5, 7, 10, 14, 15), Y(A, B, C, D) =  $\Sigma$ m(1, 5, 7, 11, 15)








$$\bullet W = AB'C' + CD$$

$$\bullet X = A'BC' + A'CD + ACD' + \{BCD \text{ or } ABC\}$$


$$\bullet Y = A'C'D + ACD + \{A'BD \text{ or BCD}\}$$

## PLA example




• This solution only uses seven terms instead of eight or nine.


# solution



# Programmable logic array (PAL) devices




(a) Unprogrammed





(b) Programmed


# Implementation of a Full Adder Using a PAL



# Example 4.11







• The three green terms are essential prime implicants of each function but other two are not.

• 
$$f = a'b'c' + a'c'd + b'c'd + abd' + bcd'$$

$$\bullet g = a'b'c' + a'c'd + b'c'd + abc + acd'$$

$$\bullet h = a'b'c' + a'c'd + b'c'd + a'cd' + b'cd'$$

# **PAL** solution

