Pipelined Implementation: Part II

'20H2

송 인 식

Outline

- Data Hazards
- Control Hazards
- Control Combinations


Make the Pipelined processor Work!

Data Hazards

- An instruction having register R as source follows shortly after another instruction having register R as destination
- A common condition, don't want to slow down pipeline
- Control Hazards
 - Mispredicted conditional branch
 - Our design predicts all branches as being taken
 - Naive pipeline executes two extra instructions
 - Getting return address for ret instruction
 - Naive pipeline executes three extra instructions
- Making Sure It Really Works
 - What if multiple special cases happen simultaneously?

Pipeline Stages

- **Fetch**
 - Select current PC
 - Read instruction
 - Compute incremented PC
- Decode
 - Read program registers
- Execute
 - Operate ALU
- Memory
 - Read or write data memory
- Write Back
 - Update register file



PC

Data Dependencies (Revisited)


No nop

0x000: irmovq \$9,%rdx

0x00a: irmovq \$3,%rax

0x014: addq %rdx,%rax

0x016: halt



(Both %rax and %rdx are initialized to 0)

Data Dependencies (Revisited)


2 nop's

0x000: irmovq \$9,%rdx 0x00a: irmovq \$3,%rax

0x014: nop 0x015: nop


0x016: addq %rdx,%rax

0x018: halt



(Both %rax and %rdx are initialized to 0)


Stalling for Data Dependencies



- If instruction follows too closely after one that writes register, slow it down
- Hold instruction in decode
- Dynamically inject nop into execute stage

Stall Condition

- Source Registers
 - srcA and srcB of the instruction in decode stage
- Destination Registers
 - dstE and dstM fields
 - Instructions in execute, memory, and write-back stages
- Special Case
 - Don't stall for register ID 15 (0xF)
 - Indicates absence of register operand
 - Don't stall for failed conditional move



Detecting Stall Condition

0x000: irmovq \$9,%rdx

0x00a: irmovq \$3,%rax


0x014: nop

0x015: nop


bubble

0x016: addq %rdx,%rax


0x018: halt



Stalling X3




What Happens When Stalling?



- Stalling instruction held back in decode stage
- Following instruction stays in fetch stage
- Bubbles injected into execute stage
 - Like dynamically generated nop's
 - Move through later stages


Implementing Stalling



Pipeline Control

- Combinational logic detects stall condition
- Sets mode signals for how pipeline registers should be updated

Pipeline Register Modes



Data Forwarding

Naive Pipeline

- Register isn't written until completion of write-back stage
- Source operands read from register file in decode stage
 - Needs to be in register file at start of stage

Observation

 Value to be written to register generated much earlier (in execute or memory stage)

Trick

- Pass value directly from execute or memory stage of the generating instruction to decode stage
- Needs to be available at the end of decode stage

Data Forwarding Example

2

D

1

0x000: irmovq \$9,%rdx

0x00a: irmovq \$3,%rax


0x014: nop

0x015: nop

0x016: addq %rdx,%rax


0x018: halt

- irmovq in write-back stage
- Destination value in W pipeline register
- Forward as valB for decode stage



Bypass Paths

- Decode Stage
 - Forwarding logic selects valA and valB
 - Normally from register file
 - Forwarding: get valA or valB from later pipeline stages
- Forwarding Sources
 - Execute: valE
 - Memory: valE, valM
 - Write back: valE, valM



Data Forwarding Example #2


0x000: irmovq \$9,%rdx

0x00a: irmovq \$3,%rax

0x014: addq %rdx,%rax


0x016: halt

- Register %rdx
 - Generated by ALU during previous cycle
 - Forward form memory as valA
- Register %rax
 - Value just generated by ALU
 - Forwarded from execute as valB




Forwarding Priority

0x000: irmovq \$1,%rax 0x00a: irmovq \$2,%rax 0x014: irmovq \$3,%rax 0x01e: rrmovq %rax,%rdx 0x020: halt




- Multiple forwarding choices
 - Which one should have priority?
 - Match serial semantics
 - Use matching value from earliest pipeline stage



Implementing Forwarding


- Add additional feedback paths from E, M, and W pipeline registers into decode stage
- Create logic blocks to select from multiple sources for valA and valB in decode stage




Implementing Forwarding

What should be the A value?


```
int d valA = [
 # Use incremented PC
 D icode in { ICALL, IJXX } : D valP;
 # Forward valE from execute
 d srcA == e dstE : e valE;
 # Forward valM from memory
 d srcA == M dstM : m valM;
 # Forward valE from memory
 d srcA == M dstE : M valE;
 # Forward valM from write back
 d srcA == W dstM : W valM;
 # Forward valE from write back
 d srcA == W dstE : W valE;
 # Use value read from register file
 1 : d rvalA;
];
```




Load/Use Hazard




- Load-Use dependency
 - Value needed by end of decode stage in cycle 7
 - Value read from memory in memory stage of cycle 8




Avoiding Load/Use Hazard




- one cycle
- Can then pick up loaded value by forwarding from memory stage



Detecting Load/Use Hazard



Control for Load/Use Hazard



- Stall instructions in fetch and decode stages
- Inject bubble into execute stage

Condition	F	D	E	М	W
Load/Use Hazard	Stall	Stall	Bubble	Normal	Normal

Outline


- Data Hazards
- Control Hazards
- Control Combinations

Branch Misprediction Example

Should only execute first 7 instructions


```
0x000:
                 %rax,%rax
          xorq
0x002:
          jne
                 t
                              # not taken
          irmovq $1,%rax
0x00b:
                              # fall through
0x015:
          nop
0x016:
          nop
0x017:
          nop
          halt
0x018:
0x019: t: irmovq $3, %rdx
                              # target (should not execute)
                              # should not execute
0x023:
          irmovq $4, %rcx
0x02d:
          irmovq $5, %rdx
                              # should not execute
```

Handling Misprediction




- Predict branch as taken
 - Fetch 2 instructions at target
- Cancel when mispredicted
 - Detect branch not-taken in execute stage
 - On following cycle, replace instructions in execute and decode by bubbles
 - No side effects have occurred yet

Detecting Mispredicted Branch



Control for Misprediction



Condition	F	D	E	M	W
Mispredicted branch	Normal	Bubble	Bubble	Normal	Normal

Return Example

Previously executed three additional instructions

```
0x000:
         irmovq Stack, %rsp # Initialize stack pointer
0x00a:
                             # Procedure call
         call p
0x013:
                             # Return point
          irmovq $5,%rsi
0x01d:
         halt
0x020: .pos 0x20
0x020: p: irmovq $-1,%rdi
                             # Procedure
0x02a: ret
0x02b:
          irmovq $1,%rax
                             # Should not be executed
0x035:
          irmovq $2,%rcx # Should not be executed
0x03f:
          irmovq $3,%rdx
                             # Should not be executed
0x049:
          irmovq $4,%rbx
                             # Should not be executed
0x100: .pos 0x100
0x100: Stack:
                             # Initial stack pointer
```

Correct Return Example

0x02a: ret


bubble

bubble


bubble

0x013: irmovq \$5,%rsi # Return


- As ret passes through pipeline, stall at fetch stage
 - While in decode, execute, and memory stage
- Inject bubble into decode stage
- Release stall when reach write-back stage



Detecting Return



Control for Return



Condition	F	D	E	М	W
Processing ret	Stall	Bubble	Normal	Normal	Normal

Special Control Cases

Detection


Condition	Trigger
Processing ret	<pre>IRET in { D_icode, E_icode, M_icode }</pre>
Load/Use Hazard	<pre>E_icode in { IMRMOVQ, IPOPQ } && E_dstM in {d_srcA, d_srcB }</pre>
Mispredicted Branch	E_icode == IJXX && !e_Cnd

Action (on next cycle)

Condition	F	D	E	M	W
Processing ret	Stall	Bubble	Normal	Normal	Normal
Load/Use Hazard	Stall	Stall	Bubble	Normal	Normal
Mispredicted Branch	Normal	Bubble	Bubble	Normal	Normal

Implementing Pipeline Control

- Combinational logic generates pipeline control signals
- Action occurs at start of following cycle



Initial Version of Pipeline Control


```
bool F stall =
    # Conditions for a load/use hazard
    E icode in { IMRMOVQ, IPOPQ } && E dstM in { d srcA, d srcB } ||
    # Stalling at fetch while ret passes through pipeline
    IRET in { D icode, E icode, M icode };
bool D stall =
    # Conditions for a load/use hazard
    E icode in { IMRMOVQ, IPOPQ } && E dstM in { d srcA, d srcB };
bool D bubble =
    # Mispredicted branch
    (E icode == IJXX && !e Cnd) ||
    # Stalling at fetch while ret passes through pipeline
    IRET in { D icode, E icode, M icode };
bool E bubble =
   # Mispredicted branch
    (E icode == IJXX && !e Cnd) ||
   # Load/use hazard
    E icode in { IMRMOVQ, IPOPQ } && E dstM in { d srcA, d srcB };
```

Outline

- Data Hazards
- Control Hazards
- Control Combinations

Control Combinations

Special cases that can arise on same clock cycle




- Combination A
 - Not-taken branch
 - ret instruction at branch target

- Combination B
 - Instruction that reads from memory to %rsp
 - Followed by ret instruction


Control Combination A

- Should handle as mispredicted branch
 - Stalls F pipeline register
 - But PC selection logic will be using M_valA anyhow



Control Combination B


- Would attempt to bubble and stall pipeline register D
 - Signaled by processor as pipeline error



Condition	F	D	E	M	W
Processing ret	Stall	Bubble	Normal	Normal	Normal
Load/Use Hazard	Stall	Stall	Bubble	Normal	Normal
Combination	Stall	Bubble + Stall	Bubble	Normal	Normal

Handling Control Combination B

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle



Condition	F	D	E	M	W
Processing ret	Stall	Bubble	Normal	Normal	Normal
Load/Use Hazard	Stall	Stall	Bubble	Normal	Normal
Combination	Stall	Stall	Bubble	Normal	Normal

Corrected Pipeline Control Logic

Condition	F	D	E	M	W
Processing ret	Stall	Bubble	Normal	Normal	Normal
Load/Use Hazard	Stall	Stall	Bubble	Normal	Normal
Combination	Stall	Stall	Bubble	Normal	Normal

Pipeline Summary

Data hazards

- Most handled by forwarding No performance penalty
- Load/use hazard requires one cycle stall

Control hazards

- Cancel instructions when detect mispredicted branch –Two clock cycles wasted
- Stall fetch stage while ret passes through pipeline Three clock cycles wasted

Control combinations

- Must analyze carefully
- First version had subtle bug only arises with unusual instruction combination

Questions?