Sequential Implementation


'20H2

송 인 식

Outline


- SEQ Hardware Structure & Sequential Stages
- SEQ Stage Implementations
- SEQ Timing


Recall: Y86-64 Instruction Set



Building Blocks

- Combinational logic
 - Compute Boolean functions of inputs
 - Continuously respond to input changes
 - Operate on data and implement control
- Storage elements
 - Store bits (or states)
 - Addressable memories
 - Loaded only as clock rises






SEQ Hardware Structure

State

- Program counter registers (PC)
- Condition code register (CC)
- Register file
- Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions


Instruction flow

- Read instructions at address specified by PC
- Process through stages
- Update program counter




SEQ Stages

- Fetch: Read instruction from instruction memory
- Decode: Read program registers
- Execute: Compute value or address
- Memory: Read or write data
- Write Back: Write program registers
- PC Update: Update program counter



Instruction Decoding

- Instruction format
 - Instruction byte: icode : ifun
 - Optional register byte: rA: rB
 - Optional constant word: valC



Executing ALU Operations



- Fetch
 - Read 2 bytes
- Decode
 - Read operand registers
- Execute
 - Perform operation
 - Set condition codes

- Memory
 - Do nothing
- Write back
 - Update register
- PC Update
 - Increment PC by 2

Stage Computation: ALU Operations

	OPq rA, rB	
Fetch	icode:ifun ← M₁[PC]	
	rA:rB ← M₁[PC+1]	
	valP ← PC+2	
Decode	valA ← R[rA]	
	valB ← R[rB]	
Execute	valE ← valB OP valA	
Execute	Set CC	
Memory		
Write	R[rB] ← valE	
back		
PC update	PC ← valP	

Read instruction byte Read register byte

Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register

Write back result

Update PC

- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions

Executing rmmovq

rmmovq rA, D(rB) 4 0 rA rB D

- Fetch
 - Read 10 bytes
- Decode
 - Read operand registers
- Execute
 - Compute effective address

- Memory
 - Write to memory
- Write back
 - Do nothing
- PC Update
 - Increment PC by 10

Stage Computation: rmmovq

	rmmovq rA, D(rB)	
Fetch	icode:ifun ← M₁[PC]	
	$rA:rB \leftarrow M_1[PC+1]$	
	valC ← M ₈ [PC+2]	
	valP ← PC+10	
Decode	valA ← R[rA]	
	valB ← R[rB]	

Memory	M ₈ [valE] ← valA
--------	------------------------------

Use ALU for address computation

Executing popq

popq rA b 0 rA 8

- Fetch
 - Read 2 bytes
- Decode
 - Read stack pointer
- Execute
 - Increment stack pointer by 8

- Memory
 - Read from old stack pointer
- Write back
 - Update stack pointer
 - Write result to register
- PC Update
 - Increment PC by 2

Stage Computation: popq

	popq rA	
	icode:ifun ← M₁[PC]	
Fetch	$rA:rB \leftarrow M_1[PC+1]$	
	valP ← PC+2	
Decode	valA ← R[%rsp]	
	valB ← R[%rsp]	
Execute	valE ← valB + 8	
Memory	valM ← M ₈ [valA]	
Write	R[%rsp] ← valE	
back	R[rA] ← valM	
PC update	PC ← valP	

Read instruction byte Read register byte

Compute next PC
Read stack pointer
Read stack pointer
Increment stack pointer

Read from stack
Update stack pointer
Write back result
Update PC

- Use ALU to increment stack pointer
- Must update two registers
 - Popped value
 - New stack pointer

Executing Conditional Moves

cmovXX rA, rB 2 fn rA rB

- Fetch
 - Read 2 bytes
- Decode
 - Read operand registers
- Execute
 - If !cnd, then set destination register to 0xF

- Memory
 - Do nothing
- Write back
 - Update register (or not)
- PC Update
 - Increment PC by 2

Stage Computation: Conditional Moves

	cmovXX rA, rB	
Fetch	icode:ifun ← M₁[PC]	
	rA:rB ← M₁[PC+1]	
	valP ← PC+2	
Decode	valA ← R[rA]	
	valB ← 0	
Execute	valE ← valB + valA	
	If ! Cond(CC,ifun) rB ← 0xF	
Memory		
Write	R[rB] ← valE	
back		
PC update	PC ← valP	

Read instruction byte Read register byte

Compute next PC Read operand A


Pass valA through ALU (Disable register update)

Write back result

Update PC

- Read register rA and pass through ALU
- Cancel move by setting destination register to 0xF
 - If condition codes & move condition indicate no move

Executing Jumps



- Fetch
 - Read 9 bytes
 - Increment PC by 9
- Decode
 - Do nothing
- Execute
 - Determine whether to take branch based on jump condition and condition codes


- Memory
 - Do nothing
- Write back
 - Do nothing
- PC Update
 - Set PC to Dest if branch taken or to incremented PC if not branch

Stage Computation: Jumps

	jXX Dest	
	icode:ifun ← M₁[PC]	Read instruction byte
Fetch	valC ← M ₈ [PC+1]	Read destination address
	valP ← PC+9	Fall through address
Decode		
Execute	Cnd ← Cond(CC,ifun)	Take branch?
Memory		
Write		
back		
PC update	PC ← Cnd ? valC : valP	Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

Executing call



- Fetch
 - Read 9 bytes
 - Increment PC by 9
- Decode
 - Read stack pointer
- Execute
 - Decrement stack pointer by 8

- Memory
 - Write incremented PC to new value of stack pointer
- Write back
 - Update stack pointer
- PC Update
 - Set PC to Dest

Stage Computation: call

	call Dest	
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$ valP $\leftarrow PC+9$	
Decode	valB ← R[%rsp]	
Execute	valE ← valB + -8	
Memory	M ₈ [valE] ← valP	
Write	R[%rsp] ← valE	
back		
PC update	PC ← valC	

Read instruction byte

Read destination address
Compute return point

Read stack pointer


Decrement stack pointer

Write return value on stack Update stack pointer

Set PC to destination

- Use ALU to decrement stack pointer
- Store incremented PC

Executing ret



- Fetch
 - Read 1 byte
- Decode
 - Read stack pointer
- Execute
 - Increment stack pointer by 8

- Memory
 - Read return address from old stack pointer
- Write back
 - Update stack pointer
- PC Update
 - Set PC to return address

Stage Computation: call

	ret	
Fetch	icode:ifun ← M₁[PC]	
Decode	valA ← R[%rsp] valB ← R[%rsp]	
Execute	valE ← valB + 8	
Memory	valM ← M ₈ [valA]	
Write	R[%rsp] ← valE	
back		
PC update	PC ← valM	

Read instruction byte

Read operand stack pointer Read operand stack pointer Increment stack pointer

Read return address Update stack pointer

Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory


Computation Steps

		OPq rA, rB
	icode,ifun	icode:ifun ← M₁[PC]
Fetch	rA,rB	rA:rB ← M₁[PC+1]
	valC	
	valP	valP ← PC+2
Decode	valA, srcA	valA ← R[rA]
Decode	valB, srcB	valB ← R[rB]
Execute	valE	valE ← valB OP valA
Execute	Cond code	Set CC
Memory	valM	
Write	dstE	R[rB] ← valE
back	dstM	
PC update	PC	PC ← valP

Read instruction byte Read register byte [Read constant word] **Compute next PC** Read operand A **Read operand B Perform ALU operation** Set/use cond. code reg [Memory read/write] Write back ALU result [Write back memory result] **Update PC**

- All instructions follow same general pattern
- Differ in what gets computed on each step

Recall: Y86-64 Instruction Set



Computed Values

Fetch

icode Instruction code

ifun Instruction function

rA Instr. Register A

rB Instr. Register B

valC Instruction constant

valP Incremented PC

Decode

srcA Register ID A

srcB Register ID B

dstE Destination Register E

dstM Destination Register M

valA Register value A

valB Register value B

Execute

valE ALU result


■ Cnd Branch/move flag

Memory

valM Value from memory

SEQ Hardware


- Key
 - Blue boxes:
 predesigned hardware
 blocks
 - E.g., memories, ALU
 - Gray boxes: control logic
 - Described in HCL
 - White ovals: labels for signals
 - Thick lines:64-bit word values
 - Thin lines:4-8 bit values
 - Dotted lines:1-bit values



(More Detailed) SEQ Hardware


Key

- Yellow circles
 Control signals
 - MUX select inputs
 - Memory/Register enable signals
 - -ALU functions
- Blue boxes:Machine states
- No Gray boxes: control signals explicitly represented




Control Signal Generation


- Control Signals
 - MUX select inputs
 - Memory/Register enable
 - ALU functions




Opq Instruction




rmmovq Instruction




popq rA Instruction




Cond. Move Instruction




Jump Instruction



call Instruction



ret Instruction



Outline

- SEQ Hardware Structure & Sequential Stages
- SEQ Stage Implementations
- SEQ Timing

Fetch Logic: Data Path

icode ifun

PC

Register containing PC

Instruction memory

Read 10 bytes (PC to PC+9)


Signal invalid address

Split

Divide instruction byte into icode and ifun

Align

Get fields for rA, rB, and valC




valC

valP

Fetch Logic: Control


- instr_valid
 - Is this instruction valid?
- icode & ifun
 - Generate no-op if invalid address
- need_regids
 - Does this instruction have a register byte?
- need_valC
 - Does this instruction have a constant word?



Fetch Logic: Control (in HCL)

```
icode ifun
                                                                        rΑ
                                                                                    valC
                                                                                                         valP
int icode = [
     imem error: INOP;
     1: imem icode;
                                                                                         Need
];
                                                                                         valC
                                                                                                    PC
                                                    Instr
                                                    valid
int ifun = [
                                                                                                    increment
                                                                                         Need
     imem error: FNONE;
                                                                                         regids
     1: imem_ifun;
                                                                  ifun
                                                             icode
];
bool need regids = icode in
                                                               Split
                                                                          Align
     { IRRMOVQ, IOPQ, IPUSHQ, IPOPQ,
                                                                   Byte 0
                                                                                Bytes 1-9
       IIRMOVQ, IRMMOVQ, IMRMOVQ };
                                                              Instruction
bool instr valid = icode in
                                                              memory
     { INOP, IHALT, IRRMOVQ, IIRMOVQ, IRMMOQ,
                                                    imem error
       IMRMOVQ, IOPQ, IJXX, ICALL, IRET,
       IPUSHQ, IPOPQ);
bool need valC = icode in
                                                                      PC
     { IIRMOVQ, IRMMOVQ, IMRMOVQ, IJXX,
       ICALL };
```


Fetch Logic: Control (in HCL)



Decode Logic

Register File

- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 15 (0xF) (no access)
- Control Logic
 - srcA, srcB: read port addresses
 - dstE, dstM: write port addresses
- Signals
 - Cnd: Indicate whether or not to perform conditional move
 - Computed in Execute stage



srcA in HCL

		OPq rA, rB				
	Decode	valA ← R[rA]	Read operand A			
		amay VV v A vD				
		cmovXX rA, rB				
	Decode	valA ← R[rA]	Read operand A			
		rmmovq rA, D(rB)				
	Decode	valA ← R[rA]	Read operand A			
		popq rA				
	_					
	Decode	valA ← R[%rsp]	Read stack pointer			
		Dor 5				
		jXX Dest				
	Decode		No operand			
		call Dest				
	Decode		No operand			
		ret				
	Decode	valA ← R[%rsp]	Read stack pointer			
= [
icode in { IRRMOVQ, IRMMOVQ, IOPQ, IPUSHQ } : rA;						
icode in { IPOPQ, IRET } : RRSP;						
1 : RNONE; # Don't need register						
-						
Sequential Implementation						

int srcA = [


dstE in HCL

```
OPq rA, rB
             Write-back R[rB] ← valE
                                                    Write back result
                        cmovXX rA, rB
                                                    Conditionally write
             Write-back R[rB] ← valE
                                                     back result
                        rmmovq rA, D(rB)
             Write-back
                                                     None
                        popq rA
             Write-back R[%rsp] ← valE
                                                    Update stack pointer
                        iXX Dest
             Write-back
                                                     None
                        call Dest
             Write-back R[%rsp] ← valE
                                                    Update stack pointer
                        ret
             Write-back R[%rsp] ← valE
                                                    Update stack pointer
int dstE =
          icode in { IRRMOVQ } && Cnd : rB;
          icode in { IIRMOVQ, IOPQ} : rB;
          icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP;
          1 : RNONE; # Don't write any register
Sequential Implementation
1;
```

Execute Logic

Units

- ALU
 - Implements 4 required functions
 - Generates condition code values
- CC
 - Register with 3 condition code bits
- cond
 - Computes conditional jump/move flag
- Control Logic
 - Set CC: Should condition code register be loaded?
 - ALU A: Input A to ALU
 - ALU B: Input B to ALU
 - ALU fun: What function should ALU compute?



aluA Input in HCL

		-				
		OPq rA, rB				
	Execute	valE ← valB OP valA	Perform ALU operation			
		omovVV #A #B				
	Execute	cmovXX rA, rB	Dana and Allina and Alli			
	Execute	valE ← 0 + valA	Pass valA through ALU			
		rmmovq rA, D(rB)				
	Execute	valE ← valB + valC	Compute effective address			
		popq rA				
	Execute	valE ← valB + 8	Increment stack pointer			
		jXX Dest				
	Execute		No operation			
		call Dest				
	Execute	valE ← valB + -8	Decrement stack pointer			
		ret				
	Execute	valE ← valB + 8	Increment stack pointer			
<pre>int aluA = [</pre>						
	<pre>icode in { IRRMOVQ, IOPQ } : valA;</pre>					
	<pre>icode in { IIRMOVQ, IRMMOVQ, IMRMOVQ } : valC;</pre>					
	icode in { ICALL, IPUSHQ } : -8;					
	<pre>icode in { IRET, IPOPQ } : 8;</pre>					
	# Other instructions don't need ALU					
1:	Sequential Implementation					

alufun Operation in HCL

	OPI rA, rB				
Execute	valE ← valB OP valA	Perform ALU operation			
	cmovXX rA, rB				
Execute	valE ← 0 + valA	Pass valA through ALU			
	rmmovl rA, D(rB)				
Execute	valE ← valB + valC	Compute effective address			
	popq rA				
Execute	valE ← valB + 8	Increment stack pointer			
LXCOULC	VAIL (- VAID + 0	merement stack pointer			
	jXX Dest				
Execute		No operation			
		· 			
	call Dest				
Execute	valE ← valB + -8	Decrement stack pointer			
_	ret				
Execute	valE ← valB + 8	Increment stack pointer			
int al	ufun = [
IIIC all	-				
	icode == IOPQ : ifun;				
1.	1 : ALUADD;				
13]; Sequential Implementation				


Memory Logic

Memory

Reads or writes memory word

Control Logic

- stat: What is instruction status?
- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data



stat in HCL

- Control Logic
 - stat: What is instruction status?

```
Stat
                                       valM
       stat
                     dmem_error
                                         data out
                 Mem.
                           read
instr_valid
                 read
                                  Data
 imem_error
                                  memory
                 Mem.
                 write
                           write
                                               data in
                                           Mem.
                                 Mem.
                                 addr
                                           data
                                 valE
                                          valA valP
          icode
```

mem addr in HCL

```
OPq rA, rB
       Memory
                                                No operation
                   rmmovq rA, D(rB)
       Memory
                   M_8[valE] \leftarrow valA
                                                Write value to memory
                   popq rA
       Memory
                   valM \leftarrow M_8[valA]
                                                Read from stack
                   jXX Dest
       Memory
                                                No operation
                   call Dest
       Memory
                   M_8[valE] \leftarrow valP
                                                Write return value on
                                                stack
                   ret
       Memory
                   valM \leftarrow M_8[valA]
                                                Read return address
int mem addr = [
          icode in { IRMMOVQ, IPUSHQ, ICALL, IMRMOVQ } : valE;
          icode in { IPOPQ, IRET } : valA;
          # Other instructions don't need address
```

];


mem_read in HCL

	OPq rA, rB	
Memory		No operation
	rmmovq rA, D(rB)	
Memory	M ₈ [valE] ← valA	Write value to memory
	popq rA	
Memory	valM ← M ₈ [valA]	Read from stack
	jXX Dest	
Memory		No operation
	call Dest	
Memory	M ₈ [valE] ← valP	Write return value on stack
	ret	
Memory	valM ← M ₈ [valA]	Read return address

bool mem_read = icode in { IMRMOVQ, IPOPQ, IRET };

PC Update Logic

- New PC
 - Select next value of PC
 - One of valC, valM, or valP
 - valC: from Instruction constant
 - call, jXX
 - valM: from Data memory
 - ret
 - valP: from next PC computed



new_pc in HCL

```
OPq rA, rB
 PC update PC ← valP
                                      Update PC
            rmmovq rA, D(rB)
 PC update | PC ← valP
                                      Update PC
            popq rA
 PC update PC ← valP
                                      Update PC
            iXX Dest
 PC update PC ← Cnd ? valC : valP
                                      Update PC
            call Dest
 PC update PC ← valC
                                      Set PC to destination
            ret
 PC update PC ← valM
                                      Set PC to return address
int new pc = [
         icode == ICALL : valC;
         icode == IJXX && Cnd : valC;
         icode == IRET : valM;
         1 : valP;
];
```


Outline


- SEQ Hardware Structure & Sequential Stages
- SEQ Stage Implementations
- SEQ Timing

- State
 - PC register
 - Cond. Code register
 - Data memory
 - Register file


All updated as clock rises


- Combinational Logic
 - ALU
 - Control logic
 - Memory reads
 - Instruction memory
 - Register file
 - Data memory






- State set according to second irmovq instruction
- Combinational logic starting to react to state changes







- State set according to second irmovq instruction
- Combinational logic generates results for addq instruction




55




- State set according to addq instruction
- Combinational logic starting to react to state changes





- State set according to addq instruction
- Combinational logic generates results for je instruction



SEQ Summary

Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle

Questions?