Pipelined Implementation: Part I

'20H2


송 인 식

Outline


- PIPE- Architecture
- Pipeline Demonstration

SEQ+

Shift the computation of the PC into the fetch stage




(a) SEQ new PC computation




(b) SEQ+ PC selection

SEQ+ Hardware Structure




Pipelined Implementation: Part I

Adding Pipeline Registers




Pipeline Stages

- Fetch
 - Select current PC
 - Read instruction
 - Compute incremented PC
- Decode
 - Read program registers
- Execute
 - Operate ALU
- Memory
 - Read or write data memory
- Write Back
 - Update register file




PIPE- Hardware

- Pipeline registers hold intermediate values from instruction execution
- Upward Paths
 - Same values passed from one stage to next
 - e.g., icode, valC, etc
 - Cannot jump over other stages
- Downward paths
 (will be explained later)




Signal Naming Conventions

- S_Field
 - Value of field held in stage S pipeline register
- s_Field
 - Value of field computed in stage




Feedback Paths

- Predicted PC
 - Guess value of next PC
- Branch information
 - Jump taken/not-taken
 - Fall-through or target address
- Return point
 - Read from memory
- Register updates
 - To register file write ports



Predicting the PC

- Goal: issue a new instruction on every clock cycle
- Start fetch of new instruction after current one has completed fetch stage
 - Not enough time to reliably determine next instruction
- Guess which instruction will follow
 - Recover if prediction was incorrect



Our Prediction Strategy

- Instructions that don't transfer control
 - Predict next PC to be valP
 - Always reliable
- Call and unconditional jumps
 - Predict next PC to be valC (destination)
 - Always reliable
- Conditional jumps
 - Predict next PC to be valC (destination)
 - Only correct if branch is taken (typically right 60% of time)
- Return instruction
 - Don't try to predict (stall the pipeline)


Recovering from PC Misprediction

Mispredicted jump

- Will see branch condition flag once instruction reaches memory stage
- Can get fall-through PC from valA (value M_valA == D_valP)

Return instruction

 Will get return PC when ret reaches write-back stage (W_valM)




Outline

- PIPE- Architecture
- Pipeline Demonstration

Pipeline Demonstration

```
irmovq $1,%rax #I1
irmovq $2,%rcx #I2
irmovq $3,%rdx #I3
irmovq $4,%rbx #I4
halt #I5
```



Example: Data Hazard (1)


No nop

0x000: irmovq \$9,%rdx

0x00a: irmovq \$3,%rax

0x014: addq %rdx,%rax

0x016: halt



(Both %rax and %rdx are initialized to 0)

Example: Data Hazard (2)

I nop


0x000: irmovq \$9,%rdx

0x00a: irmovq \$3,%rax

0x014: nop

0x015: addq %rdx,%rax

0x017: halt



(Both %rax and %rdx are initialized to 0)

Example: Data Hazard (3)


2 nop's

0x000: irmovq \$9,%rdx 0x00a: irmovq \$3,%rax

0x014: nop 0x015: nop

0x016: addq %rdx,%rax

0x018: halt



(Both %rax and %rdx are initialized to 0)

Example: Data Hazard (4)


3 nop's

```
0x000: irmovq $9,%rdx
0x00a: irmovq $3,%rax
0x014: nop
```

0x015: nop 0x016: nop

0x017: addq %rdx,%rax

0x019: halt



Example: Control Hazard (1)

- Branch misprediction example
 - Should only execute first 7 instructions

```
0x000:
          xorq %rax,%rax
          jne t
0x002:
                             # Not taken
          irmovq $1, %rax
0x00b:
                             # Fall through
0x015:
          nop
0x016:
          nop
0x017:
          nop
0x018:
          halt
0x019: t: irmovq $3, %rdx
                             # Target (Should not execute)
          irmovq $4, %rcx
                             # Should not execute
0x023:
0x02d:
          irmovq $5, %rdx
                             # Should not execute
```

Example: Control Hazard (2)

```
1
                                                            5
                                                                    7
                                                 2
                                                     3
                                                                6
                                                                        8
                                                     Ε
                                                        M
                                                            W
                   %rax,%rax
0x000:
           xorq
                                                 F
                                                                W
                                                        E
                                                    D
                                                            M
0x002:
           jne
                                # not taken
                   t
                                                     F
                                                                    W
                                                                Μ
0x019: t: irmovq $3,%rdx
                                # target
                                                                        W
                                                            D
                                                                    M
           irmovq $4,%rcx
0x023:
                                # target + 1
                                                            F
                                                                        M
                                                                            W
0x00b:
           irmovq $1,%rax
                                # fall through
                                             Cycle 5
                                                            М
                                                     M Cnd = 0
                                                     M \text{ valA} = 0 \times 000 \text{ b}
Branch misprediction trace
                                                             Е
                                                     e valE = 3
 (predict-taken)
                                                     e dstE = %rdx
                                                            D

    Incorrectly execute two

                                                     D valC = 4
     instructions at branch target
                                                     d dstE = %rcx
                                                             F
                                                     f valC = 1
                                                     f rB = %rax
```

Example: Control Hazard (3)


- Return example
 - Require lots of nops to avoid data hazards

```
0x000:
                   Stack,%rsp
                                  # Initialize stack pointer
           irmovq
0x00a:
                                  # Avoid hazard on %rsp
           nop
0x00b:
           nop
0x00c:
           nop
                                  # Procedure call
0x00d:
           call
                   $5,%rsi
                                  # Return point
0x016:
           irmovq
0x020:
           halt
0x020:
        .pos 0x20
0x020:
                                  # Procedure
        p: nop
0x021:
           nop
0x022:
           nop
0x023:
           ret
                                  # Should not be executed
0x024:
           irmovq
                   $1,%rax
                   $2,%rcx
0x02e:
                                  # Should not be executed
           irmovq
                                  # Should not be executed
0x038:
           irmovq
                   $3,%rdx
0x042:
                   $4,%rbx
                                  # Should not be executed
           irmova
0x100:
        .pos 0x100
0x100:
        Stack:
                                  # Initial stack pointer
```

Example: Control Hazard (4)

```
0x023: ret
0x024: irmovq $1,%rax # Oops!
0x02e: irmovq $2,%rcx # Oops!
0x038: irmovq $3,%rdx # Oops!
0x042: irmovq $4,%rbx # Return
```

- Incorrect return example
 - Incorrectly execute 3 instructions following ret



PIPE- Summary

Concept

- Break instruction execution into 5 stages
- Run instructions through in pipelined mode

Limitations

- Can't handle dependencies between instructions when instructions follow too closely
- Data dependency
 - One instruction writes register, later one reads it
- Control dependency
 - Instruction sets PC in way that pipeline did not predict correctly
 - Mispredicted branch and return
- How to fix them?

Questions?