Outline

Machine-level Programming I: **Basics**

'20H2

송 인 식

- · History of Intel processors and architectures
- C, assembly, machine code
- · Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

Machine-level Programming I: Basics

Intel x86 Processors

- Dominate laptop/desktop/server market
- · Evolutionary design
 - Backwards compatible up until 8086, introduced in 1978
 - Added more features as time goes on
- Complex instruction set computer (CISC)
 - Many different instructions with many different formats
 - But, only small subset encountered with Linux programs
 - Hard to match performance of Reduced Instruction Set Computers (RISC)
 - But, Intel has done just that!
 - In terms of speed. Less so for low power.

Machine-level Programming I: Basics


Intel x86 Evolution: Milestones

Name	Date	Transistors	MHz
• 8086	1978	29K	5-10
– First 16-bit I	Intel processor.	Basis for IBM PC &	DOS
 1MB addres 	s space		
• 386	1985	275K	16-33
First 32 bit I	ntel processor,	referred to as IA32	
Added "flat	addressing", cap	able of running Uni	X
 Pentium 4E 	2004	125M	2800-3800
– First 64-bit I	Intel x86 process	or, referred to as x8	6-64
• Core 2	2006	291M	1060-3333
 First multi-c 	ore Intel process	or	
• Core i7	2008	731M	1600-4400

Machine-level Programming I: Basics

Intel x86 Processors, cont.

•	Machine Evoluti	on	
	– 386	1985	0.3M
	Pentium	1993	3.1M
	Pentium/MMX	1997	4.5M
	PentiumPro	1995	6.5M
	– Pentium III	1999	8.2M
	– Pentium 4	2001	42M
	Core 2 Duo	2006	291M
	– Core i7	2008	731M



Added Features

- Instructions to support multimedia operations
- Instructions to enable more efficient conditional operations
- Transition from 32 bits to 64 bits
- More cores

Intel x86 Processors, cont.

•	Past Generation	S	
	 1st Pentium Pro 	1995	600 nm
	 1st Pentium III 	1999	250 nm
	 1st Pentium 4 	2000	180 nm
	 1st Core 2 Duo 	2006	65 nm
•	Recent & Upcor 1. Nehalem	ming (Generations
	 Nehalem 	2008	45 nm
	 Sandy Bridge Ivy Bridge Haswell Broadwell 	2011	32 nm
	3. Ivy Bridge	2012	22 nm
	4. Háswell	2013	22 nm
	Broadwell	2014	14 nm
	6. Skylake	2015	14 nm
	7. Kaby Lake		14 nm
	Coffee Lake	2017	14 nm
	Cannon Lake	2018	10 nm
	10. Ice Lake	2019	10 nm
	11. Tiger Lake	2020?	² 10 nm

- Four cores

Process technology dimension = width of narrowest wires (10 nm ≈ 100 atoms wide)

2018 State of the Art: Coffee Lake

System Agent CPU © CPU © CPU Geng 5 GPU Memocinte connect CPU © CPU © CPU Core — Core — Core

- Mobile Model: Core i7
 - 2.2-3.2 GHz
 - 45 W
- Desktop Model: Core i7
 - Integrated graphics
 - 2.4-4.0 GHz
 - 35-95 W

Machine-level Programming I: Basics

Intel's 64-Bit History

2001: Intel Attempts Radical Shift from IA32 to IA64

- Totally different architecture (Itanium, AKA "Itanic")

• 2003: AMD Steps in with Evolutionary Solution

Hard to admit mistake or that AMD is better
 2004: Intel Announces EM64T extension to IA32

Virtually all modern x86 processors support x86-64

Executes IA32 code only as legacyPerformance disappointing

· Intel Felt Obligated to Focus on IA64

- Extended Memory 64-bit Technology

- But, lots of code still runs in 32-bit mode

- x86-64 (now called "AMD64")

- Almost identical to x86-64!

• Server Model: Xeon E

- Integrated graphics
- Multi-socket enabled
- 3.3-3.8 GHz
- 80-95 W

x86 Clones: Advanced Micro Devices (AMD)

- · Historically
 - AMD has followed just behind Intel
 - A little bit slower, a lot cheaper
- Then
 - Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
 - Built Opteron: tough competitor to Pentium 4
 - Developed x86-64, their own extension to 64 bits
- Recent Years
 - Intel got its act together
 - 1995-2011: Lead semiconductor "fab" in world
 - 2018: #2 largest by \$\$ (#1 is Samsung)
 - 2019: reclaimed #1
 - AMD fell behind
 - · Relies on external semiconductor manufacturer GlobalFoundaries
 - · ca. 2019 CPUs (e.g., Ryzen) are competitive again

Machine-level Programming I: Basics

Our Coverage

- IA32
 - The traditional x86
- x86-64
 - The standard
 - shark> gcc hello.c
 - shark> gcc -m64 hello.c
- Presentation
 - Book covers x86-64
 - Web aside on IA32
 - We will only cover x86-64

Machine-level Programming I: Basics

Machine-level Programming I: Basics

Outline


- History of Intel processors and architectures
- C, assembly, machine code
- · Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

Definitions

- Architecture: (also ISA: instruction set architecture) The parts of a processor design that one needs to understand or write assembly/machine code.
 - Examples: instruction set specification, registers.
- Microarchitecture: Implementation of the architecture.
 - Examples: cache sizes and core frequency.
- · Code Forms:
 - Machine Code: The byte-level programs that a processor executes
 - Assembly Code: A text representation of machine code
- Example ISAs:
 - Intel: x86, IA32, Itanium, x86-64
 - ARM: Used in almost all mobile phones

Machine-level Programming I: Basics 11 Machine-level Programming I: Basics

Assembly/Machine Code View



- Memory

· Byte addressable array

· Stack to support procedures

· Code and user data


Programmer-Visible State

- PC: Program counter
 - · Address of next instruction
- Called "RIP" (x86-64)
- Register file
 - · Heavily used program data
- Condition codes
 - Store status information about most recent arithmetic or logical operation
 - · Used for conditional branching

Machine-level Programming I: Basics

Turning C into Object Code

- · Code in files p1.c p2.c
- Compile with command: gcc -Og pl.c p2.c -o p
- -Use basic optimizations (-Og) [New to recent versions of GCC]
- -Put resulting binary in file p



Compiling Into Assembly

C Code (sum.c)

c code (suili.c)

Generated x86-64 Assembly

```
sumstore:

pushq %rbx
movq %rdx, %rbx
call plus
movq %rax, (%rbx)
popq %rbx
ret
```

Obtain (on Shark machine) with command

gcc -Og -S sum.c

Produces file sum.s

Warning: Will get very different results on non-Shark machines (Andr ew Linux, Mac OS-X, ...) due to different versions of gcc and different compiler settings.

Machine-level Programming I: Basics

What it really looks like

```
.globl sumstore
         . type
                 sumstore, @function
sumstore:
.LFB35:
         .cfi_startproc
        pushq
                %rbx
         .cfi def cfa offset 16
         .cfi offset 3, -16
                 %rdx, %rbx
         call
                 plus
                 %rax, (%rbx)
        movq
        popq
                 %rbx
         .cfi_def_cfa_offset 8
         .cfi endproc
.LFE35:
         .size
                 sumstore, .-sumstore
```

Machine-level Programming I: Basics

16

What it really looks like

sumstore, @function

```
sumstore:
.LFB35:
         .cfi_startproc
        pushq %rbx
         .cfi_def_cfa_offset 16
         .cfi_offset 3, -16
                 %rdx, %rbx
        call
                 plus
                 %rax, (%rbx)
        movq
        popq
                 %rbx
         .cfi_def_cfa_offset 8
         .cfi endproc
T.FE35:
                 sumstore, .-sumstore
```

. type

Things that look weird and are preceded by a " are generally directives.

```
sumstore:

pushq %rbx
movq %rdx, %rbx
call plus
movq %rax, (%rbx)
popq %rbx
ret
```

Assembly Characteristics: Data Types

- "Integer" data of 1, 2, 4, or 8 bytes
 - Data values
 - Addresses (untyped pointers)
- Floating point data of 4, 8, or 10 bytes
- Code: Byte sequences encoding series of instructions
- No aggregate types such as arrays or structures
 - Just contiguously allocated bytes in memory

Assembly Characteristics: Operations

- · Transfer data between memory and register
 - Load data from memory into register
 - Store register data into memory
- Perform arithmetic function on register or memory data
- Transfer control
 - Unconditional jumps to/from procedures
 - Conditional branches

Machine-level Programming I: Basics

10

Object Code

Code for sumstore

0x0400595: 0x53 0x48 0x89 0xd3 0xe8 0xf2 0xff 0xff

• Each instruction

1, 3, or 5 bytes

· Starts at address

 0×0400595

 0×48

0x89

0x03 0x5b

0xc3

- Assembler
 - Translates .s into .o
 - Binary encoding of each instruction
 - Nearly-complete image of executable code
 - Missing linkages between code in different files
- Linker
 - Resolves references between files
 - Combines with static run-time libraries
 - e.g., code for malloc, printf
 - Some libraries are dynamically linked
 - Linking occurs when program begins execution

Machine-level Programming I: Basics

Machine Instruction Example

*dest = t;

- C Code
 - Store value t where designated by dest
- movq %rax, (%rbx)
- Assembly
 - Move 8-byte value to memory
 - Quad words in x86-64 parlance
 - Operands:

t: Register %rax
dest: Register %rbx
*dest: Memory M[%rbx]

- Object Code
 - 3-byte instruction
 - Stored at address 0x40059e

Machine-level Programming I: Basics

2

Disassembling Object Code

Disassembled

000000000	40059	95	<sı< th=""><th>ımst</th><th>tore</th><th>>:</th><th></th></sı<>	ımst	tore	>:	
400595:	53					push	%rbx
400596:	48 8	89	d3			mov	%rdx,%rbx
400599:	e8 1	£2	ff	ff	ff	callq	400590 <plus></plus>
40059e:	48 8	89	03			mov	%rax,(%rbx)
4005a1:	5b					pop	%rbx
4005a2:	с3					retq	

Disassembler

objdump -d sum

- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a.out (complete executable) or .o file

Machine-level Programming I: Basics

2:

Alternate Disassembly

Object Code

Ox0400595:
0x53
0x48
0x89
0xd3
0xe8
0xf2
0xff
0xff
0xff
0x48
0x89
0x03

Disassembled

```
Dump of assembler code for function sumstore:

0x000000000000400595 <+0>: push %rbx
0x0000000000400596 <+1>: mov %rdx,%rbx
0x000000000400599 <+4>: callq 0x400590 <plus>
0x0000000000040059e <+9>: mov %rax,(%rbx)
0x000000000004005a1 <+12>:pop %rbx
0x0000000000004005a2 <+13>:retq
```

- · Within gdb Debugger
 - Disassemble proceduregdb sum
 - disassemble sumstore
 - Examine the 14 bytes starting at sumstorex/14xb sumstore

What Can be Disassembled?

```
% objdump -d WINWORD.EXE

WINWORD.EXE: file format pei-i386

No symbols in "WINWORD.EXE".
Disassembly of section .text:

30001000 <.text>:
30001000:
30001001:
30001003:
30001005:
30001005:
30001006:
```

- Anything that can be interpreted as executable code
- Disassembler examines bytes and reconstructs assembly source

Outline

- History of Intel processors and architectures
- · C, assembly, machine code
- · Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

Machine-level Programming I: Basics

- Memory

· Byte addressable array

· Stack to support procedures


· Code and user data

Definitions

- Architecture: (also ISA: instruction set architecture) The parts of a processor design that one needs to understand for writing correct machine/assembly code
 - Examples: instruction set specification, registers
 - Machine Code: The byte-level programs that a processor executes
 - Assembly Code: A text representation of machine code
- Microarchitecture: Implementation of the architecture
 - Examples: cache sizes and core frequency
- Example ISAs:
 - Intel: x86, IA32, Itanium, x86-64
 - ARM: Used in almost all mobile phones
 - RISC V: New open-source ISA

Machine-level Programming I: Basics

Assembly/Machine Code View



Programmer-Visible State

- PC: Program counter
 - · Address of next instruction • Called "RIP" (x86-64)
- Register file
- · Heavily used program data
- **Condition codes**
 - · Store status information about most recent arithmetic or logical operation
 - · Used for conditional branching

Machine-level Programming I: Basics

Assembly Characteristics: Data Types

- "Integer" data of 1, 2, 4, or 8 bytes
 - Data values
 - Addresses (untyped pointers)
- Floating point data of 4, 8, or 10 bytes
- (SIMD vector data types of 8, 16, 32 or 64 bytes)
- Code: Byte sequences encoding series of instructions
- No aggregate types such as arrays or structures
 - Just contiguously allocated bytes in memory

Machine-level Programming I: Basics


x86-64 Integer Registers

%rax	%eax
%rbx	%ebx
%rcx	%ecx
%rdx	%edx
%rsi	%esi
%rdi	%edi
%rsp	%esp
%rbp	%ebp

%r8	%r8d
% r9	%r9d
% r10	%r10d
% r11	%r11d
%r12	%r12d
%r12 %r13	%r12d %r13d

- Can reference low-order 4 bytes (also low-order 1 & 2 bytes)
- Not part of memory (or cache)

Some History: IA32 Registers



30

Assembly Characteristics: Operations

- Transfer data between memory and register
 - Load data from memory into register
 - Store register data into memory
- Perform arithmetic function on register or memory data
- Transfer control
 - Unconditional jumps to/from procedures
 - Conditional branches
 - Indirect branches

Machine-level Programming I: Basics

Moving Data

Moving Data movq Jource, Dest

Operand Types

- *Immediate:* Constant integer data
 - Example: \$0x400, \$-533
 - Like C constant, but prefixed with \\$'
 - Encoded with 1, 2, or 4 bytes
 - Register: One of 16 integer registers
 - Example: %rax, %r13
 - But %rsp reserved for special use Others have special uses for particular instructions
- Memory 8 consecutive bytes of memory at address given by
 - Simplest example: (%rax)
 - · Various other "addressing modes"

Warning: Intel docs use mov Dest, Source

%rax

%rcx %rdx

%rbx

%rsi

%rdi

%rsp

%rbp

Machine-level Programming I: Basics

movq Operand Combinations

	Source	Dest		Src,Dest	C Analog
	(Imm -	∫Reg	movq	<pre>\$0x4,%rax \$-147,(%rax)</pre>	temp = 0x4;
	1111111	Mem	movq	\$-147,(%rax)	*p = -147;
movq <	Reg .	∫Reg	movq	%rax,%rdx %rax,(%rdx)	temp2 = temp1;
_ `	-3	Mem	movq	%rax,(%rdx)	*p = temp;
	Mem	Reg	movq	(%rax),%rdx	temp = *p;

Cannot do memory-memory transfer with a single instruction

Machine-level Programming I: Basics

Simple Memory Addressing Modes

- Normal (R) Mem[Reg[R]]
 - Register R specifies memory address
 - -Aha! Pointer dereferencing in C

movq (%rcx), %rax

- Displacement D(R) Mem[Reg[R]+D]
 - Register R specifies start of memory region
 - -Constant displacement D specifies offset

movq 8(%rbp),%rdx

Machine-level Programming I: Basics


Example of Simple Addressing Modes

void whatAmI(<type> a, <type> b) whatAmI: pvom (%rdi), %rax (%rsi), %rdx movq movq %rdx, (%rdi) movq %rax, (%rsi) %rsi %rdi

Example of Simple Addressing Modes

```
void swap
   (long *xp, long *yp)
 long t0 = *xp;
                                             (%rdi), %rax
                                    movq
 long t1 = *yp;
                                     movq
                                              (%rsi), %rdx
  *xp = t1;
                                    movq
                                             %rdx, (%rdi)
  *yp = t0;
                                    movq
                                             %rax, (%rsi)
                                     ret
```

Understanding swap()



Register	Value			
%rdi	хр			
%rax	yp t0 t1	swap: movq movq movq movq ret	(%rdi), %rax (%rsi), %rdx %rdx, (%rdi) %rax, (%rsi)	# t0 = *xp # t1 = *yp # *xp = t1 # *yp = t0

Machine-level Programming I: Basics

Understanding swap ()


Registers %rdi 0x120 %rsi 0x100 %rax %rdx


IVICITIOT Y	
	Address
123	0x120
	0x118
	0x110
	0x108
456	0x100

swap:		
movq	(%rdi), %rax	# t0 = *xp
movq	(%rsi), %rdx	
movq	%rdx, (%rdi)	# *xp = t1
movq	%rax, (%rsi)	# *yp = t0
ret	, , ,	··

Machine-level Programming I: Basics


Understanding swap ()






Machine-level Programming I: Basics

Understanding swap ()






Machine-level Programming I: Basics

40

Understanding swap()



movq


movq

ret

%rdx, (%rdi) # *xp = t1

%rax, (%rsi) # *yp = t0

Understanding swap ()



```
swap:
    movq (%rdi), %rax # t0 = *xp
    movq (%rsi), %rdx # t1 = *yp
    movq %rdx, (%rdi) # *xp = t1
    movq %rax, (%rsi) # *yp = t0
    ret
```

Machine-level Programming I: Basics 41 Machine-level Programming I: Basics

39

Complete Memory Addressing Modes

· Most General Form

D(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]+D]

Constant "displacement" 1, 2, or 4 bytes - Rb: Base register: Any of 16 integer registers

– Ri: Index register: Any, except for %rsp Scale: 1, 2, 4, or 8 (why these numbers?)

Special Cases

(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]] D(Rb,Ri) Mem[Reg[Rb] + Reg[Ri] + D](Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]]

Machine-level Programming I: Basics

43

Address Computation Examples

			5/51 51 61	
%rdx	0xf000		D(Rb,Ri,S)	Mem[Reg[Rb]+S*Reg[Ri]+ D]
		■ D:	Constant "displacement" 1, 2, or 4 bytes	
%rcx	0x0100	Rb: Base register: Any of 16		16 integer registers
oren energy		Ri:	Index register: Any, e	xcept for %rsp
		■ S:	Scale: 1, 2, 4, or 8 (w/	y these numbers?)

Expression	Address Computation	Address
0x8 (%rdx)		
(%rdx,%rcx)		
(%rdx,%rcx,4)		
0x80(,%rdx,2)		

Machine-level Programming I: Basics

Address Computation Examples

%rdx	0xf000
%rcx	0x0100

Expression	Address Computation	Address
0x8 (%rdx)	0xf000 + 0x8	0xf008
(%rdx,%rcx)	0xf000 + 0x100	0xf100
(%rdx,%rcx,4)	0xf000 + 4*0x100	0xf400
0x80(,%rdx,2)	2*0xf000 + 0x80	0x1e080

Machine-level Programming I: Basics

Outline

- · History of Intel processors and architectures
- C, assembly, machine code
- · Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

Machine-level Programming I: Basics

Address Computation Instruction

leaq Src, Dst

- Src is address mode expression
- Set Dst to address denoted by expression

Uses

- Computing addresses without a memory reference
 - E.g., translation of p = &x[i];
- Computing arithmetic expressions of the form x + k*y
 - k = 1, 2, 4, or 8
- Example

long m12(long x) return x*12;

Converted to ASM by compiler:

leaq (%rdi,%rdi,2), %rax # t = x+2*xsalq \$2, %rax # return t<<2

Some Arithmetic Operations

Two Operand Instructions:

Format	Computation		
addq	Src,Dest	Dest = Dest + Src	
subq	Src,Dest	Dest = Dest - Src	
imulq	Src,Dest	Dest = Dest * Src	
shlq	Src,Dest	Dest = Dest << Src	Synonym: salq
sarq	Src,Dest	Dest = Dest >> Src	Arithmetic
shrq	Src,Dest	Dest = Dest >> Src	Logical
xorq	Src,Dest	Dest = Dest ^ Src	
andq	Src,Dest	Dest = Dest & Src	
orq	Src,Dest	Dest = Dest Src	
_	_		

- Watch out for argument order! Src, Dest (Warning: Intel docs use "op *Dest,Src*")
- No distinction between signed and unsigned int (why?)

48

Some Arithmetic Operations

· One Operand Instructions

- · See book for more instructions
 - Depending how you count, there are 2,034 total x86 instructions
 - (If you count all addr modes, op widths, flags, it's actually 3.683)

Machine-level Programming I: Basics

49

Arithmetic Expression Example

```
long arith
(long x, long y, long z)
{
   long t1 = x+y;
   long t2 = z+t1;
   long t3 = x+4;
   long t4 = y * 48;
   long t5 = t3 + t4;
   long rval = t2 * t5;
   return rval;
}
```

```
arith:
  leaq (%rdi,%rsi), %rax
  addq %rdx, %rax
  leaq (%rsi,%rsi,2), %rdx
  salq $4, %rdx
  leaq 4(%rdi,%rdx), %rcx
  imulq %rcx, %rax
  ret
```

Interesting Instructions

- leaq: address computation
- salq: shift
- imulq: multiplication
 - Curious: only used once...

Machine-level Programming I: Basics

50

Understanding Arithmetic Expression Example

```
long arith
(long x, long y, long z)
{
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

```
arith:
          (%rdi,%rsi), %rax
                              # t1
  leag
  addq
          %rdx, %rax
                              # t2
  leaq
          (%rsi,%rsi,2), %rdx
  salq
          $4, %rdx
  leaq
          4(%rdi,%rdx), %rcx
                              # t5
  imulq
          %rcx, %rax
                              # rval
  ret
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rdx	Argument z , t4
%rax	t1, t2, rval
%rcx	t5

Machine-level Programming I: Basics

Machine Programming I: Summary

- History of Intel processors and architectures
 - Evolutionary design leads to many quirks and artifacts
- C, assembly, machine code
 - New forms of visible state: program counter, registers, ...
 - Compiler must transform statements, expressions, procedures into low-level instruction sequences
- Assembly Basics: Registers, operands, move
 - The x86-64 move instructions cover wide range of data movement forms
- Arithmetic
 - C compiler will figure out different instruction combinations to carry out computation

Machine-level Programming I: Basics

5

Questions?