

## Overview

The Wave2Wave 800G OSFP112 Active Copper Twinax Cable (ACC) is a high-speed re-driver interconnect with a built-in linear equalizer that compensates for channel loss. It delivers low power, minimal latency, and high signal integrity, making it ideal for 800GBASE Ethernet and AI-driven data centers requiring efficient, high-bandwidth connectivity.

The 400G QSFP112 ACC, using a 4×100G or 4×112G architecture, supports advanced 400G switching, routing, and server applications with excellent signal stability and full standards compliance.

The Wave2Wave OSFP 800G to 4×QSFP112 200G ACC enables 2×100Gbps per channel bi-directional transmission across eight 100G PAM4 lanes, offering scalable, high-performance connectivity for 800G–400G hybrid systems.




### Features and Benefits

- Products Compliance with CMIS5.0, OSFP\_MSA
- Ethernet-Compliance with IEEE802.3ck
- Support 112G (PAM4) electrical data rates/channel
- Support I2C two - line string interface, easy to control
- Support for hot plugging
- 3.3V power supply & typical power consumption 2.5W (*<150 mW / 106Gbps per lane*)
- Maximum Link Length: up to 5m
- ROHS Compliance

### Applications

- 800G /400G High Speed Networking
- Hyperscaler applications
- Data storage and communication industry
- Data center, cloud server
- InfiniBand NDR/HDR/EDR

### Block Diagram



### Recommended Operating Conditions

Storage	Symbol	Min	Typical	Max	Unit
Operating Case Temperature	Tc	0		70	°C
Supply Voltage	Vcc	3.13	3.3	3.47	V
Power consumption (Per End)	Pd		1.5		W
Data Rate per lane (PAM4)	Fd1			53.125	GBaud/s
Data Rate per lane (NRZ)	Fd2	10.3125		53.125	Gbps
Humidity	Rh	5		85	%
Storage Temperature	Ts	-20		85	°C

The technical drawing illustrates the cable assembly with the following components and dimensions:

- X1**: Side view of the main cable body.
- L1**: Total length of the cable assembly.
- F1, W2, W3, W4**: Branching points or widths at the junction.
- X2, X3, X4, X5**: Detailed views of the individual cable branches.
- 100 ± 10**: Dimension indicating the length of the branch section.
- 8.35 ± 0.1**: Dimension indicating the width of the branch section.
- 6.5 ± 0.1**: Dimension indicating the width of the main cable body.
- 10, 71, 62**: Dimensions of the connector head.
- 19, 2**: Dimensions of the connector tail.

**Module Card Edge**

**Top Side (viewed from top)**

Pin Number	Signal Name
60	GND
59	TX1p
58	TX1n
57	GND
56	TX3p
55	TX3n
54	GND
53	TX5p
52	TX5n
51	GND
50	TX7p
49	TX7n
48	GND
47	SDA
46	VCC
45	VCC
44	INT/RSTn
43	GND
42	RX8n
41	RX8p
40	GND
39	RX6n
38	RX6p
37	GND
36	RX4n
35	RX4p
34	GND
33	RX2n
32	RX2p
31	GND


**Bottom Side (viewed from bottom)**

Pin Number	Signal Name
1	GND
2	TX2p
3	TX2n
4	GND
5	TX4p
6	TX4n
7	GND
8	TX6p
9	TX6n
10	GND
11	TX8p
12	TX8n
13	GND
14	SCL
15	VCC
16	VCC
17	LPWn/PRSn
18	GND
19	RX7n
20	RX7p
21	GND
22	RX5n
23	RX5p
24	GND
25	RX3n
26	RX3p
27	GND
28	RX1n
29	RX1p
30	GND

Page 3 of 7

# 800Gbps OSFP To 4x 200G QSFP112

## Active Copper Cable Specification



**QSFP112 Module Contact Assignment**

### Electrical pin list and description

OSFP and OSFP-RHS Module Pin Description						
Pin#	Symbol	Description	Logic	Direction	Plug Sequence	Notes
1	GND	Ground			1	
2	TX2p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
3	TX2n	Transmitter Data Inverted	CML-I	Input from Host	3	
4	GND	Ground			1	
5	TX4p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
6	TX4n	Transmitter Data Inverted	CML-I	Input from Host	3	
7	GND	Ground			1	
8	TX6p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
9	TX6n	Transmitter Data Inverted	CML-I	Input from Host	3	
10	GND	Ground			1	
11	TX8p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
12	TX8n	Transmitter Data Inverted	CML-I	Input from Host	3	
13	GND	Ground			1	
14	SCL	2-wire Serial interface clock	LVC MOS-I/O	Bi-directional	3	Open-Drain with pull-up resistor on Host
15	VCC	+3.3V Power		Power from Host	2	
16	VCC	+3.3V Power		Power from Host	2	
17	LPWn/PRSn	Low-Power Mode / Module Present	Multi-Level	Bi-directional	3	See pin description for required circuit
18	GND	Ground			1	
19	RX7n	Receiver Data Inverted	CML-O	Output to Host	3	
20	RX7p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
21	GND	Ground			1	
22	RX5n	Receiver Data Inverted	CML-O	Output to Host	3	
23	RX5p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
24	GND	Ground			1	
25	RX3n	Receiver Data Inverted	CML-O	Output to Host	3	
26	RX3p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
27	GND	Ground			1	
28	RX1n	Receiver Data Inverted	CML-O	Output to Host	3	
29	RX1p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
30	GND	Ground			1	
31	GND	Ground			1	
32	RX2p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
33	RX2n	Receiver Data Inverted	CML-O	Output to Host	3	
34	GND	Ground			1	
35	RX4p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
36	RX4n	Receiver Data Inverted	CML-O	Output to Host	3	
37	GND	Ground			1	
38	RX6p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
39	RX6n	Receiver Data Inverted	CML-O	Output to Host	3	
40	GND	Ground			1	

# 800Gbps OSFP To 4x 200G QSFP112

## Active Copper Cable Specification

Pin#	Symbol	Description	Logic	Direction	Plug Sequence	Notes
41	RX8p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
42	RX8n	Receiver Data Inverted	CML-O	Output to Host	3	
43	GND	Ground			1	
44	INT/RSTn	Module Interrupt / Module Reset	Multi-Level	Bi-directional	3	See pin description for required circuit
45	VCC	+3.3V Power		Power from Host	2	
46	VCC	+3.3V Power		Power from Host	2	
47	SDA	2-wire Serial interface data	LVC MOS-I/O	Bi-directional	3	Open-Drain with pull-up resistor on Host
48	GND	Ground			1	
49	TX7n	Transmitter Data Inverted	CML-I	Input from Host	3	
50	TX7p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
51	GND	Ground			1	
52	TX5n	Transmitter Data Inverted	CML-I	Input from Host	3	
53	TX5p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
54	GND	Ground			1	
55	TX3n	Transmitter Data Inverted	CML-I	Input from Host	3	
56	TX3p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
57	GND	Ground			1	
58	TX1n	Transmitter Data Inverted	CML-I	Input from Host	3	
59	TX1p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
60	GND	Ground			1	

### QSFP112 Module Pin Description

Pin	Logic	Symbol	Description	Plug Sequence	Notes
1		GND	Ground	1	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3	
4		GND	Ground	1	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3	
7		GND	Ground	1	1
8	LVTTL-1	ModselL	Module Select	3	
9	LVTTL-1	ResetL	Module Reset	3	
10		Vcc Rx	+3.3V Power supply receiver	2	2
11	LVC MOS-I/O	SCL	2-wire serial interface clock	3	
12	LVC MOS-I/O	SDA	2-wire serial interface clock	3	
13		GND	Ground	1	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3	
15	CML-O	Rx3n	Receiver Inverted Data Output	3	

# 800Gbps OSFP To 4x 200G QSFP112

## Active Copper Cable Specification

Pin	Logic	Symbol	Description	Plug Sequence	Notes
16		GND	Ground	1	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	3	
18	CML-O	Rx1n	Receiver Inverter Data Output	3	
19		GND	Ground	1	1
20		GND	Ground	1	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	3	
23		GND	Ground	1	
24	CML-O	Rx4n	Receiver Inverted Data Output	3	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	3	
26		GND	Ground	1	1
27	LVTTL-O	ModPrsL	Present	3	
28	LVTTL-O	Int/RxLos	Interrupt/optional RxLOS	3	
29		Vcc Tx	+3.3 V Power supply transmitter	2	2
30		Vcc1	3.3 V Power supply	2	2
31	LVTTL-I	LPMODE/Tx Dis	Low Power Mode/optional TX Disable	3	
32		GND	Ground	1	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	3	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3	
35		GND	Ground	1	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3	
37	CML-I	Tx1n	Transmitter Inverted Data Input	3	
38		GND	Ground	1	1