


U4A


BANK 14









XC7A35T-2CPG236C

U4B

BANK 16



XC7A35T-2CPG236C



XC7A35T-2CPG236C


Can be any pin in this bank

Title uSDR software defined radio module: FPGA logic


License: CERN-OHL-S

Size	Number	Revision 3
A4		
Date:	7/30/2024	Sheet of
File:	C:\Users\...\FPGA.SchDoc	Drawn By: Wevelet Lab



UIB











UID



UIC














Title uSDR software defined radio module: Power

License: CERN-OHL-S

Size A4	Number	Revision 3
Date:	7/30/2024	Sheet of
File:	C:\Users\...\Power.SchDoc	Drawn By: Wevelet Lab





Title uSDR software defined radio module: LMS6002D power

License: CERN-OHL-S

Size A4	Number	Revision 3
Date:	7/30/2024	Sheet of
File:	C:\Users\...PwrLMS.SchDoc	Drawn By: Wevelet Lab

