
	Table of Contents
01	TITLE PAGE
02	BLOCK DIAGRAM
03	SOC_PORT0~2
04	SOC_PORT3~5
05	SOC_PWR
06	USB & PWR
07	SD & QSPI & SENSOR
80	CAN PHY & ETHERNET PHY
09	MCU_LINK_USB
10	MCU_LINK_DEBUG
11	SWITCH & LED
12	HEADERS
13	APPENDIX JUMPER/DNP

FRDM-MCXN947


REV	REVISION NOTES	Date
X1	Initial	Jun 10, 2023
A	Final Release	Jul 10, 2023
В	1.Change 3pin solder pads. 2.Update schematic per Ver.A test result.	Sep 15, 2023
B1	1.DNP J12&J7. 2.Change J10 MPN.	Nov 13, 2023
B2	1.Change C21 from luf to 4.7uf. 2.Change C24 from 0.1uf to 2.2uf. 3.Change R82&R192&R193 MPN due to material shortage.	Jan 25, 2024




BLOCK DIAGRAM








SOC PORT3~5



P4_20/OPAMP2_INP0/ADC1_A6/TRIG_IN8/FC2_P4/CT2_MAT0/FLEXIO0_D28/SINC0_MCLK2 P4_21/OPAMP2_INP1/ADC1_B6/TRIG_IN9/FC2_P5/CT2_MAT1/FLEXIO0_D29/SINC0_MBIT2 P4_22/CT2_MAT2/FLEXIOD_D30

P4_22/CT2_MAT2/FLEXIOU_D30
P4_23/OPAMP2_OUT/ADC0_A2/ADC0_B2/ADC1_B3/CMP2_IN4P/TRIG_OUT5/FC2_P6/CT2_MAT3/FLEXIO0_D31/SINC0_MCLK_OUT2_




[12] P4_18/FXIO_D26 (\(\))
[12] P4_19/FXIO_D27 (\(\))
P4_20

[12] P4_12/RSHUNT_CURA_P (\$\)


[6,12] P4_17/FXIO_D25 (S)

[12] P4_20/RSHUNT_CURC_P (())






SOC USB & Analog Signals




SYSTEM POWER




USB1_HIGH SPEED

USB2.0 Type C



VBUS Power Control




CC Logic

MOUNTING HOLE



Test Points






ADR/CON_DET:
When Power-up, ADR(ipput) function:
ADR-1: 12C Address: 0x7A(ADR)
ADR-0: 12C Address: 0x3A(ADR)
ADR-MID/FLOATING
After TINPUTLATCH, CON_DET(output) function:
CON_DET=1: Connection Detected
CON_DET=0: No Connection

EXT_SEL: External selection
High = CC1 orientation or no valid CC1/CC2 detection
Low = CC2 orientation


PORT=: 1: DFP mode 0: UFP mode Floating: DRP mode

<Core Desi






13C SENSOR



Layout Notes:

- 1) SDHC signals: equal length routing with 50ohm resistance. And as short as possible.
 2) Place R54 to easily rework.

QSPI




Other QSPI Flash Option: MT25QL128ABA1ESE-OSIT (MICRON)


Layout Notes:


- 1.U7 & U8 footprint overlapped.
 2.Equal length routing with 50ohm resistance.
- 3.Place TP31 close to TP12.

Octal Flash




FRDM-MCXN947 SD & QSPI & SENSOR SCH-90818 PDF: SPF-90818







MCU-Link Debug Interface



MCU-Link UART





USB Bridge




	NXP					
	Classification: Company Internal/Proprietary					
Drawin	Drawing Title:					
	FRDM-MCXN947					
Page T	Page Title:					
	MCU_LINK_DEBUG					
Size	Document Number					Rev
C	C SCH-90818 PDF: SPF-90818 B2			B2		
Date:	Monday, January 22, 2024	Sheet	10	of	13	


HMI
















REF DES	JUMPER(DEFAULT)	PAGE NAME
J24	1-2	06 USB & PWR
J18,J19	OPEN	09 MCU_LINK_USB
J22	1-2	10 MCU LINK DEBUG

APPENDIX JUMPER/DNP

REF DES	ASSY OPT	PAGE NAME
J25,J26,J27,J28,JP6,R17,R20, R23,R194	DNP	05 SOC_PWR
D6,JP1,JP2,R28,R34,R37,R38, R40,R42,R43,R45,R46,R49,R50	DNP	06 USB & PWR
J12,R51,R52,R54,U7	DNP	07 SD & QSPI & SENSOR
C50,C54,C55,C56,C57,C67,R88, R89,R90,R91,R92,R93,R95,R96, R97,R154	DNP	08 CAN PHY & ETHERNET PHY
C96,C97,R118,R119,R121,R123, U12	DNP	09 MCU_LINK_USB
D14,D15,D16,R131,R136,R137, R138,R139,R140,R141,R142, R143,R178,R179	DNP	10 MCU_LINK_DEBUG
C72,C73,C74,C75,J7,J15	DNP	12 HEADERS

REF DES	SHORT(DEFAULT)	PAGE NAME
SJ16,SJ26,SJ27	1-2	03 SOC_PORT0~2
SJ1,SJ2,SJ3,SJ4,SJ5,SJ6,SJ7,	1-2	12 HEADERS
SJ8,SJ9,SJ10,SJ11,SJ12,SJ13,		
SJ14,SJ15,SJ17,SJ18,SJ19,		
SJ20,SJ21,SJ22,SJ23,SJ24,SJ25		

