


ECE 552 HWS

Kshitij Wavre

David Waltz



state output

descriptions

enable: cache is enabled  
mem-rd: read from memory  
mem-wr: write to memory  
comp: enables comparin  
tags  
C\_write\_0: write to cache  
0  
C\_write\_1: write to cache  
1  
valid-in\_0: input to cache  
0 is valid  
valid-in\_1: input to  
cache 1 is valid  
mem-cache-write:  
write to cache data  
from mem  
done: operation is  
complete or  
in IDLE

Problem 2: two-way set assoc. cache FSM

Transition signal descriptions

$hit = hit_0 \cdot vic\_flip + hit_1 \cdot vic\_flip$

$hit\_valid = (hit_0 \&\& valid_0) \vee (hit_1 \&\& valid_1)$

$dirty = dirty_0 \cdot vic\_flip + dirty_1 \cdot vic\_flip$

$valid = valid_0 \cdot vic\_flip + valid_1 \cdot vic\_flip$

wr-done: writing to mem is done

rd-done: reading to mem is done

victim<sub>u</sub> flip = 0 or 1,  
inverts on read or  
write. 0 victimizes  
cache 0, 1 victimizes  
cache 1.

wr-done-cache: done writing to cache

rd-done-cache: done reading  
from cache

state description

- compare read & compare write will victimize ~~the~~ and find the victim blk in the victim cache accordingly
- victim cache can be cache\_0 or cache\_1 due to replacement policy