

Software build
Test workloads
AM / klib
Startup code
Linker script
RISC-V cross-compilation
+ linking
ELF
objcopy
BIN
img
Simulation harness
Sim control
DiffTest
Load img
Monitors
clk / rst / eval()
C++ model
commit /
arch. state /
uart / irq
init /
step / sync
Architectural
state (ref)
Verilator
RTL
NPC core
periphs
Chisel-generated
SoC wrapper
Reference model
NEMU reference
(.so)
Host sim process