

Schematic design notice of "12_BB_1" page:

Note 12-1: PWRAP_SPI0_CSN" and "AUD_DAT_MOSI0" are bootstrap pins to select which interface will be the JTAG pin out

PWRAP_SPI0_CSN	AUD_DAT_MOSI0	JTAG Function	
default=PU	default=PD	AP_JTAG	MD_JTAG
HI	LO	N/A	N/A
HI	HI (by ext. PU)	SPI0 + EINT8	SPI2 + SPI3
LO (by ext. PD)	LO	SPI0 + EINT8	N/A
LO (by ext PD)	HI (by ext. PU)	N/A	N/A

Note 12-2: To shunt a 1uF capacitor in the AUXIN ADC input to prevent noise coupling. It should be placed as close to BB as possible. Connect the unused AUX ADC input to GND.

Note 12-3: The de-coupling cap. for REFP (AJ18 ball) have to be placed as close to BB as possible.


Note 12-4: HW pin for DDR type feature in bootstrap (refer to BB HW design Notice)

AUD_SYNC_MISO	AUD_CLK_MISO	CAM_PDN3	PMIC 6358 voltage	DDR Type
default=PD	default=PD	default=PD	VDRAM1 / VDRAM2	DDR
No ext. pull	No ext. pull	No ext. pull	1.125v / 0.6v	LP4X eMCP
No ext. pull	12K pull to VIO18	No ext. pull	OFF / 1.8v	Reserved
12K pull to VIO18	No ext. pull	No ext. pull	1.225v / OFF	LP3 eMCP
12K pull to VIO18	12K pull to VIO18	No ext. pull	1.125v / 1.8v	Reserved


Note 12-5:

Charger must have D+/D- pin for charger type USB detection. Charger must have at least 500mA USB current for All charger type.











Schematic design notice of "14_BB_3" page.

Note 14-1: R701 please select 60.4 ohm (1%) resistor








Note 21-1: Please set SH2101 close to C2132, making star connection between VIO18_PMU and AVDD18_SOC near to LDO cap. C2132
Please also refer to MT6358 design notice for further detail design information


Note 21-2: If these power trace can meet LDO layout constraint, these CAP can be NC or removed. Please refer to MT6358 design notice.



















SGM41512 I2C slave address :OX6B

Switching Charger Power Path

13_POWER_SubPMIC-General
MTK Confidential




Battery Connector





OVP
















Earphone Microphone









Audio PA兼容焊盘设计

Smart PA






Flash LED Driver





FLASH LED




Charger indicator











Main Camera 50M




13M AVDD







12c地址 芯片 0x6E(M)/0X6F(R) 12c地址 Driver IC N/A 12c地址 EEPRON N/A




8M AVDD







FRONT CAMERA 13MP


12c施技 芯片 0x46H(M)/0X47H(R) 12c施技 Driver IC NA 12c施技 EEPRON 0xA2H(M)/0XA3H(R)





A+GYRO

























Sub Connector


10V 3A / 5V 2A






















































Note 51-1: For R3808 size, please select 0402 size or larger one
Note 51-2: Please refer to MT6765 Baseband design notice for VCN03 LDD selection guide
Note 51-2: If WFF 5G not support, connect pin 34(WF_RF_SG) to GND
Note 51-4: Pin 36 (AVCD08_FM) must be connected to VCN03 even if FM not support

PMIC Rail	Pin Name	Pin Number	Peak current at pin(mA)
1.3V_RFA	VDD13_BT_BB_WL	26	120
	VDD13_WL_SYNTH_CHO	46	40
	VDD13_BT_SYNTH	5	15
	VDD11D_PM	43	20
	VDD13_FM	12	15
	VDD13_BT_FM_BBPLL	4	10
	VDD13_BT_PM	29	20
3.3V_CH0	VDD33_WL_CHO	55	450
	VDD33_WL_5GPA_DRV_CHO	61	70
	VDD33_WL_BT_DRV_CH0	34	65
	VDD33_PM_DLD0	71	5
	VDD33_FEM	2	1
1.8V_IO	VDD18_IO	56	15
1.8V_XO	VDD18_XTAL	32	60









| Title | S2_ANT_GPS_WIFI | Size | Document Number | Rev | A2 | - 4Doc | -