{"payload":{"header_redesign_enabled":false,"results":[],"type":"repositories","page":1,"page_count":0,"elapsed_millis":56,"errors":[],"result_count":0,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Awd5gnr%252FVidorFPGA%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/sponsors/batch_deferred_sponsor_buttons":{"post":"3VPSAZcqu645ExoC7EULQj_q7rIF4n0qx2Ov-jzW9XHmqWSTd-0AG-O4VFkMJuw6NsvMtjcdU--Ro61Q7ohXhw"}}},"title":"Repository search results"}