




--- Version 3 ---






















```
LDI: begin // Load Immediate.
                                                                           S Decode -> S Execute >---
   reg we = 1'b0; // Enable write to reg file
   data src = 2'b00; // Select Zero extended-L source
end
                                                                             LDI (0x09) (Immediate)
                                                                                -[15:0]-
                                                   Reset
                                                                     [7:0]
                                        Clk-
                                                          IR
                                                                                                   [15:0]
                                       →IR Ld→
                                                                              Zero extend L
                                  OP[15:12]
                                                                                                          LDI
                                                                                                             1 2
MUX_DATA
                                                                                            DATA Src
                 Ready •
                   Halt •
                                     MEM Wr
                              Sequence Control Matrix
                                                                                     Reg Src 1 [2:0]
                                    → ADDR Src (2bits)
                                                                                                                               Clk
                                                                                     Reg Src 2 [5:3]
                                                                                                             Register file
                                    - ALU Op (4bits)


←REG WE


→

                                                                                                                8x16
                                    → FLG Ld
                                                                 MUX_DST
destReg
                                    → FLG Rst
                                    STK Ld
                                                                                                         Source 1
                                                                                                                    Source 2
                                    →IR Ld
                                                                         Register Dest [8:6] or [10:8]
                                    OUT Sel (2bits)
                                    BRA Src (1bit)
                                    REG WE
                                                                  Instr
                                    DATA Src (2bits)
                                                                             LDI (0x09)
                                                                            Dst ← #(V7:V0)
                                                                            V(n) is loaded into the destination register Dst(n).
 define Instr ir[15:12]
 define DestRegLDI ir[10:8] // For LDI instruction
                                                                                                        Dst`\ Dst
                                                                                                                                   V5
                                                                                   0
                                                                                             1
                                                                                                                   Dst
                                                                                                                             V6
                                                                                                                                             V3
wire [2:0] destReg;
                                                                                                           ir[10:8]
assign destReg = `Instr == `LDI ? `DestRegLDI :
                                                                                                                                         value
 `DestReg;
```


2 Input Mux


V2 V1 V0








```
-----Top MEM contents -----
memory[ 0] = 000100000010000 \leftarrow 1010 
memory[ 1] = 0000000100000001 <- 0101
Imemory[ 2] = 000100000010000 <- 1010 |</pre>
memory[ 3] = 0000000100000001 <- 0101
memory[ 4] = 11111111100000000 <- ff00
memory[ 5] = 000100000000000 <- 1000
memory[ 6] = 101100000000000 <- b000
memory[ 7] = xxxxxxxxxxxxxxx <- xxxx |</pre>
memory[ 8] = xxxxxxxxxxxxxxx <- xxxx
memory[ 10] = xxxxxxxxxxxxxxx <- xxxx
memory[ 11] = xxxxxxxxxxxxxxx <- xxxx
memory[ 12] = xxxxxxxxxxxxxxx <- xxxx |</pre>
memory[ 13] = xxxxxxxxxxxxxxx <- xxxx
----- Bottom MEM contents -----
memory[250] = xxxxxxxxxxxxxxx <- xxxx
memory[251] = xxxxxxxxxxxxxx <- xxxx
memory[252] = xxxxxxxxxxxxxxx <- xxxx
memory[254] = xxxxxxxxxxxxxxxx <- xxxx
memery[255] = -0.000000000000101 < -0.005
```















Instruction





























Instruction

