







--- Version 3 ---





















```

`LDI: begin // Load Immediate.
    reg_we = 1'b0; // Enable write to reg file
    data_src = 2'b00; // Select Zero extended-L source
end

```

S_Decode -> S_Execute



```

`define Instr ir[15:12]
`define DestRegLDI ir[10:8] // For LDI instruction

wire [2:0] destReg;
assign destReg = `Instr == `LDI ? `DestRegLDI :
`DestReg;


```

2 Input
Mux

LDI (0x09)


$Dst \leftarrow \#(V7:V0)$


V(n) is loaded into the destination register Dst(n).



	V2	V1	V0
--	----	----	----










```


----- Top MEM contents -----
memory[ 0] = 00010000000010000 <- 1010
memory[ 1] = 0000000100000001 <- 0101
memory[ 2] = 00010000000010000 <- 1010
memory[ 3] = 0000000100000001 <- 0101
memory[ 4] = 1111111100000000 <- ff00
memory[ 5] = 0001000000000000 <- 1000
memory[ 6] = 1011000000000000 <- b000
memory[ 7] = xxxxxxxxxxxxxxxxx <- xxxx
memory[ 8] = xxxxxxxxxxxxxxxxx <- xxxx
memory[ 9] = xxxxxxxxxxxxxxxxx <- xxxx
memory[10] = xxxxxxxxxxxxxxxxx <- xxxx
memory[11] = xxxxxxxxxxxxxxxxx <- xxxx
memory[12] = xxxxxxxxxxxxxxxxx <- xxxx
memory[13] = xxxxxxxxxxxxxxxxx <- xxxx
memory[14] = xxxxxxxxxxxxxxxxx <- xxxx
----- Bottom MEM contents -----
memory[250] = xxxxxxxxxxxxxxxxx <- xxxx
memory[251] = xxxxxxxxxxxxxxxxx <- xxxx
memory[252] = xxxxxxxxxxxxxxxxx <- xxxx
memory[253] = xxxxxxxxxxxxxxxxx <- xxxx
memory[254] = xxxxxxxxxxxxxxxxx <- xxxx
memory[255] = 0000000000000101 <- 0005


```

















Instruction















Instruction

