### **Evaluation of RISC-V for Pixel Visual Core**

Matt Cockrell (<u>mcockrell@google.com</u>) May 9th, 2018






### Overview

- Use case
- Core selection
- Integration

### Background: Pixel Visual Core


"Pixel Visual Core is the Google-designed Image Processing Unit (IPU)—a fully programmable, domain-specific processor designed from scratch to deliver maximum performance at low power."[1]

Critical point: A dedicated A53 (top left) aggregates application layer IPU resource requests and configures appropriately.




Magnified Image of Pixel Visual Core

[1] "Pixel Visual Core: image processing and machine learning on Pixel 2", Oct 17, 2017, Ofer Shacham, Google Inc.



### Modern SoC - multiple accelerators



Add micro-controller as job scheduling and dispatch unit.

#### **Core Selection Considerations**

# **Level of Effort**

How difficult would it be to work with and integrate.

Risk

Stability and reliability of support.

License

Flexibility of use.

# Candidate 1: Bottle Rocket (https://github.com/google/bottlerocket)

- Internal Project to demonstrate ability to easily develop custom RISC-V implementation by leveraging Rocket Chip.
- Implements RV32IMC
- Represents evaluating Rocket Chip as an option.



# Candidate 2: Merlin (https://github.com/origintfj/riscv)

- Core provided from a hobbyists developed compatible with "QFlow"
- Implements 32IC
- The hobbyist was a team member, use of this core would become a "build from scratch" candidate.



Google<sup>,</sup>

# Candidate 3: RISCY (RISK-EE) (https://github.com/pulp-platform/riscv)

- Provided from the PULP team
- Implements RV32IMC with added extensions
- This candidate comes from and is maintained by academia

# Open core comparison

Core	Level of Effort	Risk	License
Bottle Rocket	High	Med	<b>✓</b>
Merlin	Low	High	<b>✓</b>
RI5CY	Low	Med	~

Google<sup>a</sup>

### Recommended Candidate

#### Selected RI5CY from PULP:

- Had been taped-out
- Provided infrastructure
- Solderpad license
- It was implemented in SystemVerilog (instead of Chisel):
  - SystemVerilog builds on established physical design and verification flows
  - Chisel generated Verilog loses designer's intent making it difficult to read and debug
  - Chisel generated code makes certain physical design items difficult such as sync/async clocks, power domains, clock domains, etc.





# Integration of RI5CY

#### The Good:

- RTL provided in SystemVerilog
- ETH/PULP Team
- Debug capability
- Able to work with Valtrix to verify
- Documentation



#### The Bad:

- Numerous lint errors
- Ad hoc verified
- Bugs found:
  - PULPino Compiler
  - Documentation
  - Extensions
- Debug setup requires PULPino specific utilities.



#### The Ugly (Scary):

- Version control
- Bugs found in:
  - Multiplier
  - o LSU



# Recap and next steps

### Where we have been:

- → Describe possible PVC configuration mechanism
- → Continued evaluation of RI5CY
- → Shared experience of integrating open source IP

## Where we are going:

- → Add full compliance for privilege/debug specification.
- → Evaluate performance impact after adding RI5CY to PVC

# Questions?

Proprietary + Confidential