

Computer Architecture

Assignment #1: ARM Instruction Analysis

Gyu Dong Kim


(gyudong_kim@korea.ac.kr)

Intelligent Computer Architecture & Systems Lab.

Survey Result


Midterm test

응답 57개



Final test

응답 52개



Purpose of Assignment #1

- To understand hardware instructions and assembly language
- To understand ARM instructions through the ARM reference manual
- To understand how instructions are executed at the system and hardware level

About report

- ARM instruction analysis report
 - Analyze instruction of address 000~024 in instruction file(inst_data.mif)
 - 1. Change hex instructions to binary format and translate the binary instructions to assembly codes by referring to the ARM reference manual
 - 2. Explain the meaning of each instruction
 - 3. Explain the actual execution flow of the instructions
 - 4. Explain where the execution ends (if it doesn't end, explain the range of repetition in detail)

Instruction of addr. 000

- Binary format result
- 2. Which instruction it is
- 3. Meaning

:

Instruction of addr. 024

- Binary format result
- 2. Which instruction it is
- 3. Meaning

Actual Execution Sequence

Where the execution ends (Or repetition range)

For each instruction

For the whole execution

inst_data.mif

address (HEX)

```
EA000006;
000
001
         EAFFFFFE;
002
         EA0000A7;
[003,.005] :
                EAFFFFFE;
                                          EA000006
006
         EA0000A4;
007
         EAFFFFFE;
800
         E59F2EC8;
                                            instruction
009
         E3A00040;
00A
         E5820010;
                                               (HEX)
00B
         E5820014;
00C
         E5820018;
00D
         E582001C;
00E
         E5820020;
00F
         E5820024;
         E3A0003F;
010
011
         E5820028;
012
         E3A00008;
013
         E582002C;
014
         E59F3E9C;
015
         E59F1E9C;
016
         E5831000;
017
         E59F9E98;
018
         E3A08000;
019
         E5898000;
01A
         E5898004;
01B
         E5898008;
01C
         E589800C;
01D
         E5898010;
01E
         E5898014;
01F
         E5898018;
020
         E59FDE78;
021
         E5931200;
022
         E3510001;
023
         0A000000;
024
         EAFFFFB;
```

arm_architecture_reference_manual.pdf

A3.1 Instruction set encoding

Figure A3-1 shows the ARM instruction set encoding.

All other bit patterns are UNPREDICTABLE or UNDEFINED. See *Extending the instruction set* on page A3-32 for a description of the cases where instructions are UNDEFINED.

An entry in square brackets, for example [1], indicates that more information is given after the figure.

	31 30 29 28	27	26	2 5	24	23	22	2 1	20	19	1.8	17	16	1 5	14	1 3	12	11	1 0	9	8	7	6	5	4	3	2	1	0
Data processing immediate shift	cond [1]	0	0	0	3	орс	ode	9	s		F	Rη			F	d			hift	an	nou	nt	sh	nift	0		R	m	
Miscellaneous instructions: See Figure A3-4	cond [1]	0	0	0	1	0	x	x	0	x	×	x	x	x	x	x	x	×	x	x	x	x	×	x	0	x	x	x	×
Data processing register shift [2]	cond [1]	0	0	0	3	орс	ode	Э	s		F	Rn			F	₹d			F	Rs		0	sh	nift	1		R	m	
Miscellaneous instructions: See Figure A3-4	cond [1]	0	0	0	1	0	x	X	0	x	x	x	×	×	x	x	x	×	x	x	x	0	×	х	1	x	x	x	x
Multiplies: See Figure A3-3 Extra load/stores: See Figure A3-5	cond [1]	0	0	0	x	x	x	x	х	×	х	x	х	x	x	x	x	х	x	х	x	1	×	х	1	×	×	x	x
Data processing immediate [2]	cond [1]	0	0	1	8	орс	ode	Э	s		Rn Rd					rotate				immediate									
Undefined instruction	cond [1]	0	0	1	1	0	x	0	0	x	×	х	x	×	x	x	x	×	x	x	х	x	x	х	x	x	x	х	x
Move immediate to status register	cond [1]	0	0	1	1	0	R	1	0		Ma	ask			SI	30			rot	ate				im	me	diat	te		
Load/store immediate offset	cond [1]	0	1	0	Р	U	В	w	L		R	n			R	d						im	immediate						
Load/store register offset	cond [1]	0	1	1	Р	U	В	w	L		R	'n			R	d		s	hift	am	oui	nt	sł	nift	0		R	m	
Media instructions [4]: See Figure A3-2	cond [1]	0	1	1	×	x	х	x	x	x	×	x	×	×	x	x	x	×	×	x	x	x	х	x	1	x	х	x	x
Architecturally undefined	cond [1]	0	1	1	1	1	1	1	1	×	×	×	x	×	×	×	x	x	×	x	×	1	1	1	1	x	×	x	x
Load/store multiple	cond [1]	1	0	0	Р	U	s	w	L		R	tn								re	gis	ter	list						
Branch and branch with link	cond [1]	1	0	1	L											24	-bit	off	set										
Coprocessor load/store and double register transfers	cond [3]	1	1	0	Р	U	N	w	L		R	'n			С	Rd			p_1	nun	n			8-	bit o	offse	et		
Coprocessor data processing	cond [3]	1	1	1	0	c	рс	ode	1	Γ	С	Rn		Г	С	Rd			cp_num		n	ор	coc	de2	0		CF	₹m	
Coprocessor register transfers	cond [3]	1	1	1	0	ор	coc	de 1	L		С	Rn			F	ld			p_ı	nun	1	ор	coc	de2	1		CF	₹m	٦
Software interrupt	cond [1]	1	1	1	1											sw	vi n	uml	oer										\neg
Unconditional instructions: See Figure A3-6	1 1 1 1	x	x	x	x	x	x	x	x	x	х	x	x	x	x	x	x	x	x	х	x	x	x	x	x	x	x	x	×

Chapter A4 ARM Instructions

This chapter describes the syntax and usage of every ARM® instruction, in the sections:

- Alphabetical list of ARM instructions on page A4-2
- ARM instructions and architecture versions on page A4-286.

EA000006

- > Change instructions to binary format
 - 1110 <u>101</u>0 0000 0000 0000 0000 0000 0110 (2)
- > Translate the binary instructions to assembly codes by referring to the reference file
 - B #008; Syntax
- > Describe what instruction means

B{L}{<cond>} <target_address>

- Move to the address <u>current address</u>*4+8+6x4 (In the case of RISC-V, add 4 to target address)
 - Because the address unit is 4 Byte (= 1 Word)
- Therefore, move to the address (0 + 8 + 24) / 4 = 008
 - Next instruction will be E59F2EC8 at the address 008

A4.1.5 B, BL



EAFFFFE

- Change instructions to binary format
- > Translate the binary instructions to assembly codes by referring to the reference file

 Step 1: Switching 0 to 1, 1 to 0

```
■ B #001; cf. -2 = 1111 1111 1111 1111 1110 = 2's complement of 0000 0000 0000 0000 0000 0010
```

- > Describe what instruction means
 - 1. Sign-extending the 24-bit signed(two's complement) immediate to 30 bits
 - 1111 1111 1111 1111 1111 1110 —> **11 1111** 1111 1111 1111 1111 1110
 - 2. Shifting the result left two bits to form a 32-bit value
 - Adding this to the PC, which contains the address of the branch instruction(current address) plus 8 bytes
 - Make '4' by adding the current instruction address '(1*4)+8' and '-8'
 - Divide '4' into 4 so that it branches at first among the word-unit instructions: 4/4 = 1
 - **Because** it branches to the same instruction, the same instruction repeats indefinitely

0000 0000 0000 0000 0000 0010

1111 1111 1111 1111 1111 1101
Step 2: Add 1 to the result of 1st Step

1111 1111 1111 1111 1111 1101

1111 1111 1111 1111 1111 1110

E59FDE78

- > Change instruction to binary format
 - 1110 <u>010</u>1 1001 <u>1111</u> 1101 1110 0111 1000 (2)
- > Translate the binary instructions to assembly codes by referring to the reference file
 - LDR \$13, [\$15, #0xE78];
 - Mark it as # because I bit, the 25th bit, is 0
- > Describe what instruction means
 - Calculate the address of memory by adding the value stored in the 15th register with #0xE78
 - Access to the calculated memory address and load the data into the 13th register
 - Read the value saved in address [\$15 + #0xE78] of memory and store it \$13

A4.1.23 LDR

31	28	27	26	25	24	23	22	21	20	19	16 15	12	2 11 0
con	d	0	1	Ι	P	U	0	W	1	Rn		Rd	addr_mode

E1A0F00E

- Change instruction to binary format
- > Translate the binary instructions to assembly codes by referring to the reference file
 - MOV \$15, \$14;
- > Describe what instruction means
 - Store the value of the 14th register at the 15th register

A4.1.35 MOV

-	31	28	27	26	25	24	23	22	21	20	19	1	16	15		12	11		0
	cond		0	0	Ι	1	1	0	1	S		SBZ			Rd			shifter_operand	

Hint


- Condition Code (e.g., 0(0000) = Equal, E(1110) = Always)
 - Refer to ARM Reference Manual p.112
- Data Processing Instructions (e.g., MOV, CMP)
 - Opcode: Refer to Manual p.115
 - Instruction Encoding: Refer to Manual p.116
- Load and Store Instructions (e.g., LDR, STR)
 - Address Mode: Refer to Manual p.129
 - Instruction Encoding: Refer to Manual p.130
 - Examples: Refer to Manual p.131
- Branch Instructions (e.g., B, BL)
 - Instruction Encoding: Refer to Manual p.160
 - Examples: Refer to Manual p.114

Differences in the ARM and RISC-V instructions

- Different instruction field format is used
 - RISC-V (R-type)



ARM



What is "cond" field?

Condition Field

Refer to 'arm_architecture_reference_manual.pdf' A3.2.1

Table A3-1 Condition codes

Opcode [31:28]	Mnemonic extension	Meaning	Condition flag state
0000	EQ	Equal	Z set
0001	NE	Not equal	Z clear
0010	CS/HS	Carry set/unsigned higher or same	C set
0011	CC/LO	Carry clear/unsigned lower	C clear
0100	MI	Minus/negative	N set
0101	PL	Plus/positive or zero	N clear
0110	VS	Overflow	V set
0111	VC	No overflow	V clear
1000	HI	Unsigned higher	C set and Z clear
1001	LS	Unsigned lower or same	C clear or Z set
1010	GE	Signed greater than or equal	N set and V set, or N clear and V clear (N == V)
1011	LT	Signed less than	N set and V clear, or N clear and V set (N != V)
1100	GT	Signed greater than	Z clear, and either N set and V set, or N clear and V clear $(Z == 0, N == V)$
1101	LE	Signed less than or equal	Z set, or N set and V clear, or N clear and V set $(Z == 1 \text{ or } N != V)$
1110	AL	Always (unconditional)	_
1111	-	See Condition code 0b1111	1-1

Condition Code Flag

Condition Code Flags

31 30 29 28 27 26 25 24 23 20 19 16 15 10 9 8 7 6 5 4


N Z C V Q Res J RESERVED GE[3:0] RESERVED E A I F T M[4:0]

- Program Status Registers
 - SPSR(Saved Progam Status Register), CPSR(Current Program Status Register)*
- *Refer to A2.5 in manual

- N set if the result is negative
- Z set if the result is zero
- C set if carry exists in the results of addition, subtraction, shift (unsigned operation)
- **V** set if the result overflows from addition or subtraction (signed operation)
- Operation with "S" suffix
 - ADDS, SUBS (ADD, SUB doesn't update flags)**

**Refer to A4.1.3 in manual

A4.1.15 CMP



The 1st value == The 2nd value
The 1st value - The 2nd value = 0
==> **Z** is set.

CMP (Compare) compares two values. The first value comes from a register. The second value can be either an immediate value or a value from a register, and can be shifted before the comparison.

CMP updates the condition flags, based on the result of subtracting the second value from the first.

Execution Flow

Example

Consider following ARM assembly

MOV	r0, #2
СМР	r0, #3
ADDLT	r0, r0, #1
CMP	r0, #3
ADDLT	r0, r0, #1
BEQ	Somewhere

Syntex

MOV{<cond>}{S} <Rd>, <shifter_operand>

CMP{<cond>} <Rn>, <shifter_operand>

ADD{<cond>}{S} <Rd>, <Rn>, <shifter_operand>

B{L}{<cond>} <target_address>

r0	N	Z	C	V

MOV

>> R0 is 2

CMP

>> 'N' is set after this instruction because 'r0 - 3 < 0' is true.

ADDLT

>> This line is executed because 'cond' field is met; r0 is now 3.

CMP

>> 'Z' is set because 'r0 == 3' is true

ADDLT

>> This line is not executed because the 'cond' field is not met.

BEQ

>> This line is executed because 'Z' is met.

- N Is set to bit 31 of the result of the instruction. If this result is regarded as a two's complement signed integer, then N = 1 if the result is negative and N = 0 if it is positive or zero.
- **Z** Is set to 1 if the result of the instruction is zero (this often indicates an *equal* result from a comparison), and to 0 otherwise.

Branch instruction

- RISC-V
 - Branching condition is tested and executed in one instruction
- ARM
 - Branching condition is embedded in condition(cond) field
 - Branch is executed <u>only if "cond" condition is met</u>

Instruction Set Manual of ARM and RISC-V

- ARM
 - https://iitd-plos.github.io/col718/ref/arm-instructionset.pdf
- RISC-V
 - https://riscv.org/wp-content/uploads/2019/06/riscv-spec.pdf

Announcement

About Assignment #1

Report: 5 points

Analyzing instruction at 000~024 address in the instruction file (inst_data.mif)

Report should include the following

- Student number and name
- For each instruction,
 - Change the instruction from HEX to Binary (Score: 1)
 - Translate the binary instructions to assembly codes by referring to the ARM reference manual and explain the meaning of each instruction (Score: 2)
- Explain the actual execution flow of the instructions (Score: 1)
- Specify where the execution ends (if not, specify the range repeated in detail)
 (Score: 1)

About Assignment #1

Write your answers by editing blue colored part.

Address 001 | Instruction EAFFFFFE

a)→ Change to binary format: YOUR ANSWER

b)→Write assembly code: YOUR ANSWER

c) → Describe why you wrote the assembly code like above: YOUR ANSWER

d)→What is the meaning of the instruction?: YOUR ANSWER

Address 002 | Instruction EA0000A7

a)→ Change to binary format: YOUR ANSWER

b)→Write assembly code: YOUR ANSWER

c) → Describe why you wrote the assembly code like above: YOUR ANSWER

d)→What is the meaning of the instruction?: YOUR ANSWER

Explain the actual execution flow of the instructions(Address 000~024)

YOUR ANSWER

Specify where the execution ends (If not, specify the range repeated in detail)

YOUR ANSWER

About Execution Flow of Assignment #1

 As you cannot know which value is stored in memory, you may need to assume arbitrary (or temporary) values for the data transfer instructions, such as STR and LDR.

 Similarly, as you cannot know the exact value that may be stored in memory and/or registers, you may also need to consider both directions for conditional branch instructions, such as B and BL.

e.g., If the condition is satisfied, it may ~.

Otherwise, it may ~.

If branch will be executed, it may ~.


Submission

Due date

April 28 (Fri) 11:59 P.M.

How to submit

- Through KULMS
- Report
- Submission format
 - Compress the file as 'CA1_STUDENTNUMBER_NAME.pdf'
 - (Export to PDF file from .docx)



Q&A

If you have any questions about Assignment #1, Email gyudong_kim@korea.ac.kr