


RISC-V Single Cycle Microarchitecture for I-Type Instructions (ISA)


- I-type (Immediate) instructions use two register operands and one immediate operand. The 32-bit instruction has five fields: op, rs1, rd, funct3, and imm. The first three fields, op, rs1, and rd, are like those of R-type instructions. The imm field holds the 12-bit immediate. The funct3 holds the operation to be performed. The operation is determined by the opcode and funct3, highlighted in blue. The operands are specified in the two fields rs1, and imm. rs1 and imm are always used as source operands. rd is used as a destination. The figure below shows the I-type machine instruction format.




- Instruction format for some of the I-type instructions are shown below:

imm[11:0]		rs1	000	rd	0000011	LB
imm[11:0]		rs1	001	rd	0000011	LH
imm[11:0]		rs1	010	rd	0000011	LW
imm[11:0]		rs1	100	rd	0000011	LBU
imm[11:0]		rs1	101	rd	0000011	LHU
...						
imm[11:0]		rs1	000	rd	0010011	ADDI
imm[11:0]		rs1	010	rd	0010011	SLTI
imm[11:0]		rs1	011	rd	0010011	SLTIU
imm[11:0]		rs1	100	rd	0010011	XORI
imm[11:0]		rs1	110	rd	0010011	ORI
imm[11:0]		rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
...						

3. ALU



4. CONTROL UNIT




- MAIN Decoder** The table below is a truth table for the main decoder that summarizes the control signals as a function of the opcode. All R-type instructions use the same main decoder values; they differ only in the ALU decoder output. Recall that, for instructions that do not write to the register file (e.g., S-type and B-type), the ResultSrc control signal is don't care (X); the address and data to the register write port do not matter because RegWrite is not asserted. The logic for the decoder can be designed using your favorite techniques for combinational logic design.

Instruction	Op	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
lw	0000011	1	00	1	0	1	0	00
sw	0100011	0	01	1	1	x	0	00
R-type	0110011	1	xx	0	0	0	0	10
beq	1100011	0	10	0	0	x	1	01

- ALU Decoder**


ALUOp	funct3	{ op_5 , $funct_{7:5}$ }	ALUControl	Instruction
00	x	x	000 (add)	lw, sw
01	x	x	001 (subtract)	beq
10	000	00, 01, 10	000 (add)	add
	000	11	001 (subtract)	sub
	010	x	101 (set less than)	slt
	110	x	011 (or)	or
	111	x	010 (and)	and

5. Load word (lw) is an I-type instruction. The LW instruction loads data from the data memory through a specified address, with a possible offset, to the destination register. The name I-type is short for immediate-type. I-type instructions use two register operands and one immediate operand. Figure below shows the I-type machine instruction format. The 32-bit instruction has five fields: op, rs1, rd, funct3 and imm. The first three fields, op, rs1, and rd, are like those of R-type instructions. The imm field holds the 12-bit immediate. The operation is determined by the opcode and funct3, highlighted in blue. The operands are specified in the two fields rs1, rd, and imm. rs1 and imm are always used as source operands. rd is used as a destination.



Address	Instruction	Type	Fields				Machine Language	
0x1000	L7: lw x6, -4(x9)	I	imm _{11:0}	rs1	f3	rd	op	FFC4A303
			111111111100	01001	010	00110	0000011	

6. SIMULATION RESULTS



▶ Instr_in[31:0]	00000000	00000000	ffc4a303
▶ Imm_Ext_out[31:0]	00000000	00000000	fffffffc
▶ A_in[31:0]	00000000	00000000	00000020
▶ B_in[31:0]	00000000	00000000	fffffffc
▶ alu_ctrl_in[2:0]	0	0	
▶ result_o[31:0]	00000000	00000000	0000001c
Z	1		
N	0		
V	0		
C	0		
▶ a_and_b[31:0]	00000000	00000000	00000020
▶ a_or_b[31:0]	00000000	00000000	fffffffc
▶ not_b[31:0]	ffffffff	ffffffff	00000003
▶ mux_1[31:0]	00000000	00000000	fffffffc
▶ mux_2[31:0]	00000000	00000000	0000001c
▶ slt_instruction[31:0]	00000000	00000000	
▶ A1[4:0]	00	00	09
▶ A2[4:0]	22		
▶ A3[4:0]	00	00	06
WE3	0		
clk	1		
rst	0		
▶ WD3[31:0]	00000000	00000000	00000020
▶ RD1[31:0]	00000000	00000000	00000020