ADI_BF52XC1
DEVICE DRIVER

Table of Contents

List of Tables

Document Revision History

Date	Description of Changes
Oct 25 ,2007	Initial release

Table 1 – Revision History

1. Overview

This document describes functionality of Audio CODEC driver (termed as BF52xC1) for version 1 stereo audio CODEC inbuilt with ADSP-BF52xC DSP family. BF52xC1 is a low power, high quality stereo audio CODEC for portable digital audio application. It features two 24-bit A/D converter channels and two 24-bit D/A converter channels. BF52xC1 driver adheres to Analog Devices' Device Driver and System Services Model.

Depending on selected serial interface format (2-wire or 3-wire), the driver leverages TWI or SPI driver to configure BF52xC1 registers. The driver supports Device Access Commands to configure all or selected BF52xC1 registers/register fields and to sense the present register/register field value (except the reset register). The driver maintains a register cache holding present value of BF52xC1 registers (except the reset register) to support Device Access read commands.

The driver also leverages the SPORT driver to control the selected SPORT device and to handle the audio dataflow between Blackfin and BF52xC1. BF52xC1 driver also supports SPORT driver specific commands, which allows the application to configure/sense SPORT device using BF52xC1 driver handle and SPORT specific commands.

Auto-SPORT Configuration support:

The driver can sense changes to BF52xC1 Digital Audio Interface Format Register and automatically update the corresponding SPORT device configuration register to support the present interface mode, provided that the audio data format is in *I^2S or Left-Justified (LJ) Mode*. In other words, Auto-SPORT configuration is not supported for Right-Justified (RJ) and DSP modes. Application can enable/disable Auto-SPORT configuration support by issuing a driver specific command. Refer to section 5.7 for more information.

Auto-SPORT configuration support is enabled by default.

2. Files

The files listed below comprise the device driver API and source files.

2.1. Include Files

The driver sources include the following include files:

- **`<services/services.h>`**
  This file contains all definitions, function prototypes etc. for all the System Services.

- **`<drivers/adi_dev.h>`**
  This file contains all definitions, function prototypes etc. for the Device Manager and general device driver information.

- **`<drivers/sport/adi_sport.h>`**
  This file contains all definitions, function prototypes etc. specific to SPORT device.

- **`<drivers/deviceaccess/adi_device_access.h>`**
  This file contains all definitions, function prototypes etc. specific to TWI or SPI Device Access.

- **`<drivers/codec/adi_bf52xc1.h>`**
  This file contains all definitions, function prototypes etc. specific to BF52xC1 device.

2.2. Source Files

The driver sources are contained in the following files, as located in the default installation directory:

- **`<Blackfin/lib/src/drivers/codec/adi_bf52xc1.c>`**
  This file contains all the source code for the BF52xC1 Device Driver. All source code is written in 'C'. There are no assembly level functions in this driver.

3. Lower Level Drivers

BF52xC1 driver is layered on TWI, SPI and SPORT drivers. Depending on the selected serial interface format (2-wire or 3-wire), the driver leverages TWI or SPI driver to configure BF52xC1 device registers.

3.1. TWI Device Driver

BF52xC1 can be operated in various modes by configuring its registers which can be achieved via TWI or SPI port. By default, BF52xC1 device driver is set to use SPI device 0 to configure BF52xC1 registers. The serial control interface mode is hardware dependent (status of BF52xC1 CMODE pin). Application can set the driver to use TWI to configure BF52xC1 registers by issuing driver specific commands (refer section 5.4.3).

Note: It is Application's responsibility to set BF52xC1 hardware in 2-wire interface mode. To use 2-wire serial interface, BF52xC1 CMODE pin must be set to 0.

3.2. SPI Device Driver

BF52xC1 can be operated in various modes by configuring its registers which can be achieved via TWI or SPI port. By default, BF52xC1 device driver is set to use SPI device 0 to configure BF52xC1 registers. The serial control interface mode is hardware dependent (status of BF52xC1 CMODE pin). Application can set the driver to use SPI to configure BF52xC1 registers by issuing driver specific commands (refer section 5.4.3).

Note: It is Application's responsibility to set BF52xC1 hardware in 3-wire interface mode. To use 3-wire serial interface, BF52xC1 CMODE pin must be set to 1.

3.3. SPORT Device Driver

Serial Port (SPORT) is used to handle audio dataflow between Blackfin and the codec. By default, BF52xC1 device driver is set to use SPORT device 0 for its audio dataflow.

Application can directly communicate with the SPORT driver to control the SPORT device allocated for BF52xC1 audio dataflow using adi_dev_Control( ) function with BF52xC1 driver Handle, SPORT driver specific command and command specific value. Application must open the SPORT device allocated to BF52xC1 before issuing any SPORT specific command. Refer to section 5.4.3 for more details.

4. Resources Required

Device drivers typically consume some amount of system resources. This section describes the resources required by the device driver.

Unless explicitly noted in the sections below, this device driver uses the System Services to access and control any required hardware. The information in this section may be helpful in determining the resources this driver requires, such as the number of interrupt handlers or number of DMA channels etc., from the System Services.

Because dynamic memory allocations are not used in the Device Drivers or System Services, all memory used by the Device Drivers and System Services must be supplied by the application. The Device Drivers and System Services supply macros that can be used by the application to size the amount of base memory and/or the amount of incremental memory required to support the needed functionality. Memory for the Device Manager and System Services is provided in the initialization functions (adi_xxx_Init()).

Wherever possible, this device driver uses the System Services to perform the necessary low-level hardware access and control.

The BF52xC1 device driver is build upon TWI driver, interrupt driven SPI driver and DMA operated SPORT driver.

4.1. Interrupts

BF52xC1 driver requires two additional memory of size `ADI_INT_SECONDARY_MEMORY` for each (SPORT) DMA channel – one for DMA Data interrupt handler and one for DMA error interrupt handler. Additional memory of `ADI_INT_SECONDARY_MEMORY` size must be provided when the client decides to enable SPORT error reporting.

4.2. DMA

The driver doesn't support DMA directly, but uses a DMA driven SPORT for its audio dataflow. BF52xC1 supports bi-directional dataflow and enough memory should be allocated for SPORT DMA channels depending on the codec's audio dataflow method.

4.3. Timers

Timer service is not used by this driver.

4.4. Real-Time Clock

RTC service is not used by this driver

4.5. Programmable Flags

No Programmable Flags are used by this driver

4.6. Pins

Blackfin SPORT device port pins connected to Digital Audio Interface Port pins of BF52xC1.
Blackfin TWI or SPI device port pins of connected to BF52xC1 control interface.

Refer to corresponding device reference manuals for further information.

5. Supported Features of the Device Driver

This section describes what features are supported by the device driver.

5.1. Directionality

The driver supports the dataflow directions listed in the table below.

ADI_DEV_DIRECTION	Description
ADI_DEV_DIRECTION_INBOUND	Supports the reception of data in through the device.
ADI_DEV_DIRECTION_OUTBOUND	Supports the transmission of data out through the device.
ADI_DEV_DIRECTION_BIDIRECTIONAL	Supports both the reception of data and transmission of data through the device.

Table 2 – Supported Dataflow Directions

5.2. Dataflow Methods

The driver supports the dataflow methods listed in the table below.

ADI_DEV_MODE	Description
ADI_DEV_MODE_CIRCULAR	Supports the circular buffer method
ADI_DEV_MODE_CHAINED	Supports the chained buffer method
ADI_DEV_MODE_CHAINED_LOOPBACK	Supports the chained buffer with loopback method

Table 3 – Supported Dataflow Methods

5.3. Buffer Types

The driver supports the buffer types listed in the table below.

- **ADI_DEV_CIRCULAR_BUFFER**
    - o Circular buffer
    - o pAdditionalInfo – ignored
- **ADI_DEV_1D_BUFFER**
    - o Linear one-dimensional buffer
    - o pAdditionalInfo – ignored
- **ADI_DEV_2D_BUFFER**
    - o Two-dimensional buffer
    - o pAdditionalInfo – ignored

5.4. Command IDs

This section enumerates the commands that are supported by the driver. The commands are divided into three sections. The first section describes commands that are supported directly by the Device Manager. The next section describes common commands that the driver supports. The remaining section describes driver specific commands.

Commands are sent to the device driver via the adi_dev_Control() function. The adi_dev_Control() function accepts three arguments:

- DeviceHandle – This parameter is a **ADI_DEV_DEVICE_HANDLE** type that uniquely identifies the device driver. This handle is provided to the client in the adi_dev_Open() function call.
- CommandID – This parameter is a u32 data type that specifies the command ID.
- Value – This parameter is a void * whose value is context sensitive to the specific command ID.

The sections below enumerate the command IDs that are supported by the driver and the meaning of the Value parameter for each command ID.

5.4.1. Device Manager Commands

The commands listed below are supported and processed directly by the Device Manager. As such, all device drivers support these commands.

- **ADI_DEV_CMD_TABLE**
    - o Table of command pairs being passed to the driver
    - o Value – ADI_DEV_CMD_VALUE_PAIR *
- **ADI_DEV_CMD_END**
    - o Signifies the end of a command pair table
    - o Value – ignored
- **ADI_DEV_CMD_PAIR**
    - o Single command pair being passed
    - o Value – ADI_DEV_CMD_PAIR *
- **ADI_DEV_CMD_SET_SYNCHRONOUS**
    - o Enables/disables synchronous mode for the driver
    - o Value – TRUE/FALSE

5.4.2. Common Commands

The command IDs described in this section are common to many device drivers. The list below enumerates all common command IDs that are supported by this device driver.

- **ADI_DEV_GET_PERIPHERAL_DMA_SUPPORT**
    - o Determines if the device driver is supported by peripheral DMA
    - o Value – u32 * (location where TRUE or FALSE is stored)
- **ADI_DEV_CMD_REGISTER_READ**
    - o Reads a single device register
    - o Value – ADI_DEV_ACCESS_REGISTER * (register specifics)
- **ADI_DEV_CMD_REGISTER_FIELD_READ**
    - o Reads a specific field location in a single device register
    - o Value – ADI_DEV_ACCESS_REGISTER_FIELD * (register specifics)
- **ADI_DEV_CMD_REGISTER_TABLE_READ**
    - o Reads a table of selective device registers
    - o Value – ADI_DEV_ACCESS_REGISTER * (register specifics)
- **ADI_DEV_CMD_REGISTER_FIELD_TABLE_READ**
    - o Reads a table of selective device register fields
    - o Value – ADI_DEV_ACCESS_REGISTER_FIELD * (register specifics)
- **ADI_DEV_CMD_REGISTER_BLOCK_READ**
    - o Reads a block of consecutive device registers
    - o Value – ADI_DEV_ACCESS_REGISTER_BLOCK * (register specifics)
- **ADI_DEV_CMD_REGISTER_WRITE**
    - o Writes to a single device register
    - o Value – ADI_DEV_ACCESS_REGISTER * (register specifics)
- **ADI_DEV_CMD_REGISTER_FIELD_WRITE**
    - o Writes to a specific field location in a single device register
    - o Value – ADI_DEV_ACCESS_REGISTER_FIELD * (register specifics)

- **ADI_DEV_CMD_REGISTER_TABLE_WRITE**
    - o Writes to a table of selective device registers
    - o Value – **ADI_DEV_ACCESS_REGISTER** * (register specifics)
- **ADI_DEV_CMD_REGISTER_FIELD_TABLE_WRITE**
    - o Writes to a table of selective device register fields
    - o Value – ADI_DEV_ACCESS_REGISTER_FIELD * (register specifics)
- **ADI_DEV_CMD_REGISTER_BLOCK_WRITE**
    - o Writes to a block of consecutive device registers
    - o Value – ADI_DEV_ACCESS_REGISTER_BLOCK * (register specifics)

This driver also supports following commands and all SPORT specific commands, provided that the SPORT device allocated for BF52xC1 audio dataflow is opened before issuing any of these commands. Refer to SPORT driver documentation for details on SPORT driver specific commands.

- **ADI_DEV_CMD_GET_2D_SUPPORT**
    - o Determines if the driver can support 2D buffers
    - o Value – u32 * (location where TRUE/FALSE is stored)
- **ADI_DEV_CMD_SET_DATAFLOW_METHOD**
    - o Specifies the dataflow method the device is to use. The list of dataflow types supported by the device driver is specified in section 5.2.
    - o Value – ADI_DEV_MODE enumeration
- **ADI_DEV_CMD_SET_STREAMING**
    - o Enables/disables the streaming mode of the driver.
    - o Value – TRUE/FALSE
- **ADI_DEV_CMD_GET_INBOUND_DMA_CHANNEL_ID**
    - o Returns the DMA channel ID value for the device driver's inbound DMA channel
    - o Value – u32 * (location where the channel ID is stored)
- **ADI_DEV_CMD_GET_OUTBOUND_DMA_CHANNEL_ID**
    - o Returns the DMA channel ID value for the device driver's outbound DMA channel
    - o Value – u32 * (location where the channel ID is stored)
- **ADI_DEV_CMD_SET_INBOUND_DMA_CHANNEL_ID**
    - o Sets the DMA channel ID value for the device driver's inbound DMA channel
    - o Value – ADI_DMA_CHANNEL_ID (DMA channel ID)
- **ADI_DEV_CMD_SET_OUTBOUND_DMA_CHANNEL_ID**
    - o Sets the DMA channel ID value for the device driver's outbound DMA channel
    - o Value – ADI_DMA_CHANNEL_ID (DMA channel ID)
- **ADI_DEV_CMD_GET_INBOUND_DMA_PMAP_ID**
    - o Returns the PMAP ID for the device driver's inbound DMA channel
    - o Value – u32 * (location where the PMAP value is stored)
- **ADI_DEV_CMD_GET_OUTBOUND_DMA_PMAP_ID**
    - o Returns the PMAP ID for the device driver's outbound DMA channel
    - o Value – u32 * (location where the PMAP value is stored)
- **ADI_DEV_CMD_SET_DATAFLOW**
    - o Enables/disables dataflow through the device
    - o Value – TRUE/FALSE
- **ADI_DEV_CMD_GET_PERIPHERAL_DMA_SUPPORT**
    - o Determines if the device driver is supported by peripheral DMA
    - o Value – u32 * (location where TRUE or FALSE is stored)
- **ADI_DEV_CMD_SET_ERROR_REPORTING**
    - o Enables/Disables error reporting from the device driver
    - o Value – TRUE/FALSE

5.4.3. Device Driver Specific Commands

The command IDs listed below are supported and processed by the device driver. These command IDs are unique to this device driver.

SPI related commands

- **ADI_BF52xC1_CMD_SET_SPI_DEVICE_NUMBER**
    - o Sets BF52xC1 driver to use SPI to access BF52xC1 hardware registers
    - o Value – u8 (SPI Device Number to use)
    - o Default = 0 (SPI Device 0)
- **ADI_BF52xC1_CMD_SET_SPI_CS**
    - o Sets SPI Chip select number connected to BF52xC1 CSB pin
    - o Value – u8 (SPI Chip select)
    - o Default = 0 (Chip select not valid)

TWI related commands

- **ADI_BF52xC1_CMD_SET_TWI_DEVICE_NUMBER**
    - o Sets BF52xC1 driver to use TWI to access BF52xC1 hardware registers
    - o Value – u8 (TWI Device Number to use)
    - o Default = uses SPI device 0
- **ADI_BF52xC1_CMD_SET_TWI_GLOBAL_ADDR**
    - o Sets BF52xC1 TWI Global Address
    - o Value – u8 (TWI Global Address for BF52xC1)
    - o Default = 0x1A (possible values = 0x1A or 0x1B)

Commands common to TWI and SPI

- **ADI_BF52xC1_CMD_SET_TWI_SPI_CONFIG_TABLE**
    - o Sets TWI or SPI configuration table to be used to access BF52xC1 device registers
    - o Value – ADI_DEV_CMD_VALUE_PAIR * (address of a command/value pair table)
    - o Default = NULL
    - o Note: Client MUST submit a configuration table when the driver is set to use TWI for BF52xC1 register access. Configuration table is optional for SPI based BF52xC1 register access

SPORT related commands

- **ADI_BF52xC1_CMD_SET_SPORT_DEVICE_NUMBER**
    - o Sets SPORT device number connected to BF52xC1 Digital Audio Interface port
    - o Value – u8 (SPORT Device Number to use)
    - o Default = 0 (SPORT device 0)
- **ADI_BF52xC1_CMD_OPEN_SPORT_DEVICE**
    - o Opens/Closes SPORT device connected to BF52xC1
    - o Value – TRUE/FALSE (TRUE to open, FALSE to close)
    - o Default = Opens SPORT device when application issues Set Dataflow method command
    - o Note: Command can be used to share one SPORT channel between multiple Audio Codecs
- **ADI_BF52xC1_CMD_ENABLE_AUTO_SPORT_CONFIG**
    - o Enables/Disables Auto-SPORT configuration mode
    - o Value – TRUE/FALSE (TRUE to enable, FALSE to disable)
    - o Default = TRUE (Auto-SPORT configuration is enabled by default)
    - o Note: Auto-SPORT configuration is not supported for Right-Justified (RJ) and DSP modes

BF52xC1 Register configuration commands

- **ADI_BF52xC1_CMD_SET_SAMPLE_RATE**
    - o Configures BF52xC1 sampling control register with given ADC/DAC sample rate. Application MUST disable codec dataflow before issuing this command.
    - o Value – ADI_BF52xC1_SAMPLE_RATE * (pointer to ADI_BF52xC1_SAMPLE_RATE structure)
    - o Note: It is applications' responsibility to set/clear Base over sampling (BOSR) bit in Sampling control register depending on the MCLK frequency.

    /* Structure to pass BF52xC1 ADC/DAC sampling rate */
    typedef struct ADI_BF52xC1_SAMPLE_RATE
    {
            u32   AdcSampleRate; /* ADC Sample rate */
            u32   DacSampleRate; /* DAC Sample rate */
    } ADI_BF52xC1_SAMPLE_RATE;

- Use following Device Access Commands (defined in adi_dev.h) to access BF52xC1 hardware registers. Refer section 5.4.2 for command arguments and section 8.4 for examples

Command ID	Comments
ADI_DEV_CMD_REGISTER_READ	Reads a single BF52xC1 register
ADI_DEV_CMD_REGISTER_FIELD_READ	Reads a specific BF52xC1 register field
ADI_DEV_CMD_REGISTER_TABLE_READ	Reads a table of BF52xC1 registers
ADI_DEV_CMD_REGISTER_FIELD_TABLE_READ	Reads a table of BF52xC1 register(s) field(s)
ADI_DEV_CMD_REGISTER_BLOCK_READ	Reads a block of consecutive BF52xC1 registers
ADI_DEV_CMD_REGISTER_WRITE	Writes to a single BF52xC1 register
ADI_DEV_CMD_REGISTER_FIELD_WRITE	Writes to a BF52xC1 register field
ADI_DEV_CMD_REGISTER_TABLE_WRITE	Writes to a table of BF52xC1 registers
ADI_DEV_CMD_REGISTER_FIELD_TABLE_WRITE	Writes to a table of BF52xC1 register(s) field(s)
ADI_DEV_CMD_REGISTER_BLOCK_WRITE	Writes to a block of consecutive BF52xC1 registers

Table 4 – Device Access Commands supported by BF52xC1 driver

5.5. Callback Events

This section enumerates the callback events the device driver is capable of generating. The events are divided into two sections. The first section describes events that are common to many device drivers. The next section describes driver specific event IDs. The client should prepare its callback function to process each event described in these two sections.

The callback function is of the type **ADI_DCB_CALLBACK_FN**. The callback function is passed three parameters. These parameters are:
- ClientHandle – This void * parameter is the value that is passed to the device driver as a parameter in the adi_dev_Open() function.
- EventID – This is a u32 data type that specifies the event ID.
- Value – This parameter is a void * whose value is context sensitive to the specific event ID.

The sections below enumerate the event IDs that the device driver can generate and the meaning of the Value parameter for each event ID.

5.5.1. Common Events

The events described in this section are common to many device drivers. The list below enumerates all common event IDs that are supported by this device driver.

- **ADI_DEV_EVENT_BUFFER_PROCESSED**
  - o Notifies callback function that a chained or sequential I/O buffer has been processed by the device driver. This event is also used to notify that an entire circular buffer has been processed if the driver was directed to generate a callback upon completion of an entire circular buffer.
  - o Value – For chained or sequential I/O dataflow methods, this value is the CallbackParameter value that was supplied in the buffer that was passed to the adi_dev_Read(), adi_dev_Write() or adi_dev_SequentialIO() function. For the circular dataflow method, this value is the address of the buffer provided in the adi_dev_Read() or adi_dev_Write() function.
- **ADI_DEV_EVENT_SUB_BUFFER_PROCESSED**
  - o Notifies callback function that a sub-buffer within a circular buffer has been processed by the device driver.
  - o Value – The address of the buffer provided in the adi_dev_Read() or adi_dev_Write() function.
- **ADI_DEV_EVENT_DMA_ERROR_INTERRUPT**
  - o Notifies the callback function that a DMA error occurred.
  - o Value – Null.

5.5.2. Device Driver Specific Events

The events listed below are supported and processed by the device driver. These event IDs are unique to this device driver.

This driver doesn't have any unique events.

5.6. Return Codes

All API functions of the device driver return status indicating either successful completion of the function or an indication that an error has occurred. This section enumerates the return codes that the device driver is capable of returning to the client. A return value of **ADI_DEV_RESULT_SUCCESS** indicates success, while any other value indicates an error or some other informative result. The value **ADI_DEV_RESULT_SUCCESS** is always equal to the value zero. All other return codes are a non-zero value.

The return codes are divided into two sections. The first section describes return codes that are common to many device drivers. The next section describes driver specific return codes. The client should prepare to process each of the return codes described in these sections.

Typically, the application should check the return code for **ADI_DEV_RESULT_SUCCESS**, taking appropriate corrective action if **ADI_DEV_RESULT_SUCCESS** is not returned. For example:

```
if (adi_dev_Xxxx(…) == ADI_DEV_RESULT_SUCCESS) {
      // normal processing
} else {
      // error processing
}
```

5.6.1. Common Return Codes

The return codes described in this section are common to many device drivers. The list below enumerates all common return codes that are supported by this device driver.

- **ADI_DEV_RESULT_SUCCESS**
    - o   The function executed successfully.
- **ADI_DEV_RESULT_NOT_SUPPORTED**
    - o   The function is not supported by the driver.
- **ADI_DEV_RESULT_DEVICE_IN_USE**
    - o   The requested device is already in use.
- **ADI_DEV_RESULT_NO_MEMORY**
    - o   There is insufficient memory available.
- **ADI_DEV_RESULT_BAD_DEVICE_NUMBER**
    - o   The device number is invalid.
- **ADI_DEV_RESULT_DIRECTION_NOT_SUPPORTED**
    - o   The device cannot be opened in the direction specified.
- **ADI_DEV_RESULT_BAD_DEVICE_HANDLE**
    - o   The handle to the device driver is invalid.
- **ADI_DEV_RESULT_BAD_MANAGER_HANDLE**
    - o   The handle to the Device Manager is invalid.
- **ADI_DEV_RESULT_BAD_PDD_HANDLE**
    - o   The handle to the physical driver is invalid.
- **ADI_DEV_RESULT_INVALID_SEQUENCE**
    - o   The action requested is not within a valid sequence.
- **ADI_DEV_RESULT_ATTEMPTED_READ_ON_OUTBOUND_DEVICE**
    - o   The client attempted to provide an inbound buffer for a device opened for outbound traffic only.
- **ADI_DEV_RESULT_ATTEMPTED_WRITE_ON_INBOUND_DEVICE**
    - o   The client attempted to provide an outbound buffer for a device opened for inbound traffic only.
- **ADI_DEV_RESULT_DATAFLOW_UNDEFINED**
    - o   The dataflow method has not yet been declared.
- **ADI_DEV_RESULT_DATAFLOW_INCOMPATIBLE**
    - o   The dataflow method is incompatible with the action requested.

- **ADI_DEV_RESULT_BUFFER_TYPE_INCOMPATIBLE**
  - The device does not support the buffer type provided.
- **ADI_DEV_RESULT_CANT_HOOK_INTERRUPT**
  - The Interrupt Manager failed to hook an interrupt handler.
- **ADI_DEV_RESULT_CANT_UNHOOK_INTERRUPT**
  - The Interrupt Manager failed to unhook an interrupt handler.
- **ADI_DEV_RESULT_NON_TERMINATED_LIST**
  - The chain of buffers provided is not NULL terminated.
- **ADI_DEV_RESULT_NO_CALLBACK_FUNCTION_SUPPLIED**
  - No callback function was supplied when it was required.
- **ADI_DEV_RESULT_REQUIRES_UNIDIRECTIONAL_DEVICE**
  - Requires the device be opened for either inbound or outbound traffic only.
- **ADI_DEV_RESULT_REQUIRES_BIDIRECTIONAL_DEVICE**
  - Requires the device be opened for bidirectional traffic only.

Return codes specific to TWI/SPI Device access service

- **ADI_DEV_RESULT_CMD_NOT_SUPPORTED**
  - Command not supported by the Device Access Service
- **ADI_DEV_RESULT_INVALID_REG_ADDRESS**
  - The client attempting to access an invalid register address
- **ADI_DEV_RESULT_INVALID_REG_FIELD**
  - The client attempting to access an invalid register field location
- **ADI_DEV_RESULT_INVALID_REG_FIELD_DATA**
  - The client attempting to write an invalid data to selected register field location
- **ADI_DEV_RESULT_ATTEMPT_TO_WRITE_READONLY_REG**
  - The client attempting to write to a read-only location
- **ADI_DEV_RESULT_ATTEMPT_TO_ACCESS_RESERVE_AREA**
  - The client attempting to access a reserved location
- **ADI_DEV_RESULT_ACCESS_TYPE_NOT_SUPPORTED**
  - Device Access Service does not support the access type provided by the driver

5.6.2. Device Driver Specific Return Codes

The return codes listed below are supported and processed by the device driver. These event IDs are unique to this device driver.

- **ADI_BF52xC1_RESULT_CMD_NOT_SUPPORTED**
  - Command supplied by the client is not supported by BF52xC1 device driver
- **ADI_BF52xC1_RESULT_TWI_GLOBAL_ADDRESS_INVALID**
  - BF52xC1 TWI Global address passed by the client is not valid.
- **ADI_BF52xC1_RESULT_SAMPLE_RATE_NOT_SUPPORTED**
  - BF52xC1 driver does not support the given ADC/DAC Sample rate.

5.7. Auto-SPORT Configuration

The driver can sense changes to BF52xC1 Digital Audio Interface Format Register (usually carried out by the application) and automatically update the corresponding SPORT device configuration registers to support the present interface mode, provided that the audio data format is in I^2S or Left-Justified (LJ) Mode. In other words, Auto-SPORT configuration is not supported for Right-Justified (RJ) and DSP modes. Application can enable/disable Auto-SPORT configuration support by issuing driver specific command - `ADI_BF52xC1_CMD_ENABLE_AUTO_SPORT_CONFIG` with command argument as TRUE/FALSE.

Please note that Auto-SPORT configuration only updates SPORT configuration registers (SPORT Transmit Control register 1 & 2, SPORT Receive control register 1 & 2). It is applications' responsibility to configure SPORT Transmit/Receive Clock divider and SPORT Transmit/Receive Frame Sync divider registers when the codec is operated in slave mode.

Auto-SPORT configuration support is enabled by default.

6. Configuring the Device Driver

This section describes the default configuration settings for the device driver and any additional configuration settings required from the client application.

6.1. Entry Point

When opening the device driver with the adi_dev_Open() function call, the client passes a parameter to the function that identifies the specific device driver that is being opened. This parameter is called the entry point. The entry point for this driver is listed below.

- ADIBF52xC1EntryPoint

6.2. Default Settings

The table below describes the default configuration settings for the device driver. If the default values are inappropriate for the given system, the application should use the command IDs listed in the table to configure the device driver appropriately.

Item	Default Value	Possible Values	Command ID
Auto-SPORT Configuration	TRUE	TRUE/FALSE	`ADI_BF52xC1_CMD_ENABLE_AUTO_SPORT_CONFIG`

Table 5 – Default Settings

6.3. Additional Required Configuration Settings

In addition to the possible overrides of the default driver settings, the device driver requires the application to specify the additional configuration information listed in the table below.

Item	Possible Values	Command ID
SPI Device Number (provided that BF52xC1 is operated in 3-wire Mode)	Depends on number of SPI devices available on the Blackfin processor (Default = 0)	`ADI_BF52xC1_CMD_SET_SPI_DEVICE_NUMBER`
SPI Chipselect (provided that BF52xC1 is operated in 3-wire Mode)	between 1 and 7	`ADI_BF52xC1_CMD_SET_SPI_CS`
TWI Device Number (provided that BF52xC1 is operated in 2-wire Mode)	Depends on number of TWI devices available on the Blackfin processor	`ADI_BF52xC1_CMD_SET_TWI_DEVICE_NUMBER`
BF52xC1 TWI Global Address (provided that BF52xC1 is operated in 2-wire Mode)	0x1A or 0x1B (depends on BF52xC1 CSB pin status)	`ADI_BF52xC1_CMD_SET_TWI_GLOBAL_ADDR`
TWI Configuration Table (provided that BF52xC1 is operated in 2-wire Mode)	ADI_DEV_CMD_VALUE_PAIR *	`ADI_BF52xC1_CMD_SET_TWI_SPI_CONFIG_TABLE`
SPORT Device Number	Depends on number of SPORT devices available on the Blackfin processor (Default = 0)	`ADI_BF52xC1_CMD_SET_SPORT_DEVICE_NUMBER`
Open/Close SPORT	TRUE/FALSE	`ADI_BF52xC1_CMD_OPEN_SPORT_DEVICE`

Table 6 – Additional Required Settings

7. Hardware Considerations

When BF52xC1 is operated in 2-wire mode, client must set the BF52xC1 TWI Global Address (0x1A or 0x1B) Command id **ADI_BF52xC1_CMD_SET_SPI_CS** can be used to set BF52xC1's chip-select.

When BF52xC1 is operated in 3-wire mode, client must set the SPI chip-select number used to select BF52xC1. Command id **ADI_BF52xC1_CMD_SET_TWI_GLOBAL_ADDR** can be used to set BF52xC1's chip-select.

7.1. BF52xC1 registers

The following table is a list of registers that can be accessed on the BF52xC1. Refer to the BF52xC hardware reference manual for register description and chip functionality.

Register	Address	Default	Description
BF52xC1_REG_LEFT_ADC_VOL	0x00	0x004B	Left ADC Volume Control Register
BF52xC1_REG_RIGHT_ADC_VOL	0x01	0x004B	Right ADC Volume Control Register
BF52xC1_REG_LEFT_DAC_VOL	0x02	0x0079	Left DAC Volume Control Register
BF52xC1_REG_RIGHT_DAC_VOL	0x03	0x0079	Right DAC Volume Control Register
BF52xC1_REG_ANALOGUE_PATH	0x04	0x000A	Analogue Audio Path Control Register
BF52xC1_REG_DIGITAL_PATH	0x05	0x0008	Digital Audio Path Control Register
BF52xC1_REG_POWER	0x06	0x009F	Power Management Register
BF52xC1_REG_DIGITAL_IFACE	0x07	0x000A	Digital Audio Interface Format Register
BF52xC1_REG_SAMPLING_CTRL	0x08	0x0000	Sampling Control Register
BF52xC1_REG_ACTIVE_CTRL	0x09	0x0000	Active Control Register
BF52xC1_REG_RESET	0x0F	Non-zero	Reset Register (write only)

Table 7 – BF52xC1 Device registers

7.2. BF52xC1 register fields

Field	Mask	Size	Description
Left ADC Volume Control Register (BF52xC1_REG_LEFT_ADC_VOL)			
BF52xC1_RFLD_LIN_VOL	0x01F	5	Left Channel PGA Volume control
BF52xC1_RFLD_LIN_ENABLE_MUTE	0x080	1	Left Channel Input Mute
BF52xC1_RFLD_LRIN_BOTH	0x100	1	Left Channel Line Input Volume update
Right ADC Volume Control Register (BF52xC1_REG_RIGHT_ADC_VOL)			
BF52xC1_RFLD_RIN_VOL	0x01F	5	Right Channel Line Input volume control
BF52xC1_RFLD_RIN_ENABLE_MUTE	0x080	1	Right Channel Input Mute
BF52xC1_RFLD_RLIN_BOTH	0x100	1	Right Channel Line Input Volume update
Left DAC Volume Control Register (BF52xC1_REG_LEFT_DAC_VOL)			
BF52xC1_RFLD_LHP_VOL	0x07F	7	Left Channel Headphone volume control
BF52xC1_RFLD_ENABLE_LZC	0x080	1	Left Channel Zero cross detect enable
BF52xC1_RFLD_LRHP_BOTH	0x100	1	Left Channel Headphone volume update
Right DAC Volume Control Register (BF52xC1_REG_RIGHT_DAC_VOL)			
BF52xC1_RFLD_RHP_VOL	0x07F	7	Right Channel Headphone volume control
BF52xC1_RFLD_ENABLE_RZC	0x080	1	Right Channel Zero cross detect enable
BF52xC1_RFLD_RLHP_BOTH	0x100	1	Right Channel Headphone volume update
Analogue Audio Path Control Register (BF52xC1_REG_ANALOGUE_PATH)			
BF52xC1_RFLD_ENABLE_MIC_BOOST	0x001	1	Primary Microphone Amplifier gain booster control
BF52xC1_RFLD_ENABLE_MIC_MUTE	0x002	1	Microphone Mute Control
BF52xC1_RFLD_ADC_IN_SELECT	0x004	1	Microphone/Line IN select to ADC
BF52xC1_RFLD_ENABLE_BYPASS	0x008	1	Line input bypass to line output
BF52xC1_RFLD_SELECT_DAC	0x010	1	Select DAC (1=Select DAC, 0=Don't Select DAC)
BF52xC1_RFLD_ENABLE_SIDETONE	0x020	1	Enable/Disable Side Tone
BF52xC1_RFLD_SIDETONE_ATTN	0x0C0	2	Side Tone Attenuation
Digital Audio Path Control Register (BF52xC1_REG_DIGITAL_PATH)			
BF52xC1_RFLD_ENABLE_ADC_HPF	0x001	1	Enable/Disable ADC High-pass Filter
BF52xC1_RFLD_DE_EMPHASIS	0x006	2	De-Emphasis Control
BF52xC1_RFLD_ENABLE_DAC_MUTE	0x008	1	DAC Mute Control
BF52xC1_RFLD_HP_STORE_OFFSET	0x010	1	Store DC offset when HPF is disabled
Power Management Register (BF52xC1_REG_POWER)			
BF52xC1_RFLD_LINE_IN_PDN	0x001	1	Line Input Power Down
BF52xC1_RFLD_MIC_PDN	0x002	1	Microphone Input & Bias Power Down
BF52xC1_RFLD_ADC_PDN	0x004	1	ADC Power Down
BF52xC1_RFLD_DAC_PDN	0x008	1	DAC Power Down
BF52xC1_RFLD_OUT_PDN	0x010	1	Outputs Power Down
BF52xC1_RFLD_OSC_PDN	0x020	1	Oscillator Power Down
BF52xC1_RFLD_CLK_OUT_PDN	0x040	1	CLKOUT Power Down

Field	Mask	Size	Description
BF52xC1_RFLD_POWER_OFF	0x080	1	POWEROFF Mode
Digital Audio Interface Format Register (BF52xC1_REG_DIGITAL_IFACE)			
BF52xC1_RFLD_IFACE_FORMAT	0x003	2	Digital Audio input format control
BF52xC1_RFLD_AUDIO_DATA_LEN	0x00C	2	Input Audio Data Bit length select
BF52xC1_RFLD_DAC_LR_POLARITY	0x010	1	Polarity Control for clocks in RJ,LJ and I2S modes
BF52xC1_RFLD_DAC_LR_SWAP	0x020	1	Swap DAC data control
BF52xC1_RFLD_ENABLE_MASTER	0x040	1	Enable/Disable Master Mode
BF52xC1_RFLD_BCLK_INVERT	0x080	1	Bit Clock Inversion control
Sampling Control Register (BF52xC1_REG_SAMPLING_CTRL)			
BF52xC1_RFLD_ENABLE_USB_MODE	0x001	1	Enable/Disable USB Mode
BF52xC1_RFLD_BOS_RATE	0x002	1	Base Over-Sampling rate
BF52xC1_RFLD_SAMPLE_RATE	0x03C	4	Clock setting condition (Sampling rate control)
BF52xC1_RFLD_CORECLK_DIV2	0x040	1	Core Clock divider select
BF52xC1_RFLD_CLKOUT_DIV2	0x080	1	Clock Out divider select
Active Control Register (BF52xC1_REG_ACTIVE_CTRL)			
BF52xC1_RFLD_ACTIVATE_CODEC	0x001	1	Activate Codec Digital Audio Interface

Table 8 – BF52xC1 Register Fields

8. Appendix

8.1. Updating Codec/SPORT registers

Application MUST disable the codec (SPORT) dataflow while performing any of the following operations.

- Configuring/updating BF52xC1 Digital Audio Interface or Sampling Control register.
- Updating ADC/DAC sampling rate using `ADI_BF52xC1_CMD_SET_SAMPLE_RATE` command.
- Configuring/updating SPORT registers.

8.2. Supported Sampling rate combinations

List of ADC/DAC sampling rate combinations supported by BF52xC1 hardware and the driver (as listed in BF52xC1 codec data sheet - Sampling rate look-up table)

ADC Sampling Rate (in Hz)	DAC Sampling Rate (in Hz)
8000	8000
8020	8020
11000	11000
12000	12000
22000	22000
24000	24000
32000	32000
44100	44100
48000	48000
88200	88200
96000	96000
8000	48000
48000	8000
8020	44100
44100	8020

Table 9 – ADC/DAC Sampling rate combinations supported by BF52xC1

BF52xC1 can be operated in few other sampling rates which are not listed in Table 9

Example: To operate ADC and DAC at 4 kHz sampling rate
- Set ADC and DAC sampling rates to 8 kHz using `ADI_BF52xC1_CMD_SET_SAMPLE_RATE` command
- Set CLKDIV2 field(`BF52xC1_RFLD_CORECLK_DIV2`) in codec sampling control register to 1.

8.3. Using BF52xC1 Device Driver in Applications

This section explains how to use BF52xC1 device driver in an application.

8.3.1. Interrupt Manager Data memory allocation

This section explains Interrupt manager memory allocation requirements for applications using this driver. Depending on the data direction, the application must allocate memory for SPORT DMA channels, where one DMA channel requires memory for two secondary interrupt handlers of size `ADI_INT_SECONDARY_MEMORY`. Additional memory of size `ADI_INT_SECONDARY_MEMORY` must be provided when the client decides to enable SPORT error reporting.

8.3.2. DMA Manager Data memory allocation

This section explains DMA manager memory allocation requirements for applications using this driver. The application should allocate base memory + memory for SPORT DMA channel(s) (1 DMA channel used for inbound or outbound data direction, 2 DMA channels for bidirectional data) + memory for DMA channels used by other devices in the application

8.3.3. Device Manager Data memory allocation

This section explains device manager memory allocation requirements for applications using this driver. The application should allocate base memory + memory for one TWI/SPI device + memory for one SPORT device + memory for number of BF52xC1 device instances + memory for other devices used by the application

8.3.4. Typical usage of BF52xC1 device driver in TWI Mode

Initialize Hardware (Ez-Kit), Interrupt manager, Deferred Callback Manager, DMA Manager, Device Manager (all application dependent)

a. BF52xC1 (driver) initialization

Step 1: Open BF52xC1 Device driver with device specific entry point (refer section 6.1 for valid entry point)

Step 2: Set TWI device number to be used for BF52xC1 to access BF52xC1 hardware registers
  / Example: Set BF52xC1 to use to use TWI 0 to access BF52xC1 hardware registers */*
  adi_dev_Control (BF52xC1DriverHandle, ADI_BF52xC1_CMD_SET_TWI_DEVICE_NUMBER, (void *) 0);

Step 3: Set BF52xC1 TWI Global Address
  / Example: Set BF52xC1 TWI Global Address */*
  adi_dev_Control (BF52xC1DriverHandle, ADI_BF52xC1_CMD_SET_TWI_GLOBAL_ADDR, (void *) 0x1A);

Step 4: Pass TWI Configuration Table
  / Example: Pass TWI Global Address */*
  adi_dev_Control (BF52xC1DriverHandle, ADI_BF52xC1_CMD_SET_TWI_SPI_CONFIG_TABLE,
                                    (void *)TWI_Config_Table);

Step 5: Set SPORT device number connected to BF52xC1 Digital Audio Interface port (used for audio dataflow)
  / Example: Set BF52xC1 to use SPORT 0 for audio dataflow */*
  adi_dev_Control (BF52xC1DriverHandle,ADI_BF52xC1_CMD_SET_SPORT_DEVICE_NUMBER,(void *) 0);

(Optional) Step 6: Open the above SPORT device that is to be used for BF52xC1 audio dataflow
  / Example: Open the SPORT device for audio dataflow */*
  adi_dev_Control (BF52xC1DriverHandle, ADI_BF52xC1_CMD_OPEN_SPORT_DEVICE,(void *) TRUE);

b. BF52xC1 (hardware) initialization

Step 7: Configure BF52xC1 device to specific mode using device access service commands (refer section 8.4.2 for examples)

Step 8: Set ADC/DAC Sampling rates (refer to section 8.2 for list of supported sampling rates)
Example:
/* Data structure to pass sampling rate information */
ADI_BF52xC1_SAMPLE_RATE   SampleRate;
/* Set ADC Sampling rate */
SampleRate.AdcSampleRate = 48000;
/* Set DAC Sampling rate */
SampleRate.DacSampleRate = 48000;
/* Pass ADC/DAC Sampling rate */
adi_dev_Control (BF52xC1DriverHandle, ADI_BF52xC1_CMD_SET_SAMPLE_RATE,(void *)&SampleRate);

Optional steps (applicable only when application aims to configure SPORT device by its own or change SPORT settings by passing SPORT driver specific commands using BF52xC1 driver handle)

(Optional) Step 9: Disable 'Auto-SPORT configuration' support
/* Example: Disable BF52xC1 auto-SPORT configuration support */
adi_dev_Control(BF52xC1DriverHandle, ADI_BF52xC1_CMD_ENABLE_AUTO_SPORT_CONFIG, (void *) FALSE);

(Optional) Step 10: Pass your own SPORT configuration table
/* Example: Pass SPORT configuration Table */
adi_dev_Control(BF52xC1DriverHandle, ADI_DEV_CMD_TABLE, (void *) Sport_Config_Table);

c. Audio Dataflow configuration

Step 11: Set audio dataflow method (this will be passed to SPORT driver)
/* Example: Set BF52xC1 in circular buffer mode */
adi_dev_Control(BF52xC1DriverHandle, ADI_DEV_CMD_SET_DATAFLOW_METHOD,
                                        (void *)ADI_DEV_MODE_CIRCULAR);

Step 12: Submit audio buffers
/* Example: Submit Inbound Audio Buffer */
adi_dev_Read(BF52xC1DriverHandle, ADI_DEV_CIRC, (ADI_DEV_BUFFER *)&InboundBuffer);
/* Example: Submit Outbound Audio Buffer */
adi_dev_Write(BF52xC1DriverHandle, ADI_DEV_CIRC, (ADI_DEV_BUFFER *)&OutboundBuffer);

Step 13: Enable BF52xC1 audio dataflow
/* Example: Enable BF52xC1 Audio Dataflow */
adi_dev_Control(BF52xC1DriverHandle, ADI_DEV_CMD_SET_DATAFLOW, (void *)TRUE);

d. Terminating BF52xC1 driver

Step14: Disable BF52xC1 audio dataflow
/* Example: Disable BF52xC1 Audio Dataflow */
adi_dev_Control(BF52xC1DriverHandle, ADI_DEV_CMD_SET_DATAFLOW, (void *)FALSE);

Step15: Close BF52xC1 driver
/* Example: Close BF52xC1 driver */
adi_dev_Close(BF52xC1DriverHandle);

Terminate DMA Manager, Deferred Callback etc.., (application dependent)

8.3.5. Typical usage of BF52xC1 device driver in SPI Mode

Initialize Hardware (Ez-Kit), Interrupt manager, Deferred Callback Manager, DMA Manager, Device Manager (all application dependent)

a. BF52xC1 (driver) initialization

Step 1: Open BF52xC1 Device driver with device specific entry point (refer section 6.1 for valid entry point)

Step 2: Set SPI device number to be used for BF52xC1 to access BF52xC1 hardware registers
/ Example: Set BF52xC1 to use to use SPI 0 to access BF52xC1 hardware registers */*
adi_dev_Control (BF52xC1DriverHandle, ADI_BF52xC1_CMD_SET_SPI_DEVICE_NUMBER, (void *) 0);

Step 3: Set SPI Chip select connected to BF52xC1
/ Example: Set BF52xC1 to use to use SPI Chip select 5 to select BF52xC1 */*
adi_dev_Control (BF52xC1DriverHandle, ADI_BF52xC1_CMD_SET_SPI_CS, (void *) 5);

Step 4: Set SPORT device number connected to BF52xC1 Digital Audio Interface port (used for audio dataflow)
/ Example: Set BF52xC1 to use SPORT 0 for audio dataflow */*
adi_dev_Control (BF52xC1DriverHandle,ADI_BF52xC1_CMD_SET_SPORT_DEVICE_NUMBER,(void *) 0);

(Optional) Step 5: Open the above SPORT device that is to be used for BF52xC1 audio dataflow
/ Example: Open the SPORT device for audio dataflow */*
adi_dev_Control (BF52xC1DriverHandle,ADI_BF52xC1_CMD_OPEN_SPORT_DEVICE,(void *) TRUE);

b. BF52xC1 (hardware) initialization

Step 6: Configure BF52xC1 device to specific mode using device access service commands (refer section 8.4.2 for examples)

Step 7: Set ADC/DAC Sampling rates (refer to section 8.2 for list of supported sampling rates)
Example:
/ Data structure to pass sampling rate information */*
ADI_BF52xC1_SAMPLE_RATE   SampleRate;
/ Set ADC Sampling rate */*
SampleRate.AdcSampleRate = 48000;
/ Set DAC Sampling rate */*
SampleRate.DacSampleRate = 48000;
/ Pass ADC/DAC Sampling rate */*
adi_dev_Control (BF52xC1DriverHandle, ADI_BF52xC1_CMD_SET_SAMPLE_RATE,(void *)&SampleRate);

Optional steps (applicable only when application aims to configure SPORT device by its own or change SPORT settings by passing SPORT driver specific commands using BF52xC1 driver handle)

(Optional) Step 8: Disable 'Auto-SPORT configuration' support
/ Example: Disable BF52xC1 auto-SPORT configuration support */*
adi_dev_Control(BF52xC1DriverHandle, ADI_BF52xC1_CMD_ENABLE_AUTO_SPORT_CONFIG, (void *) FALSE);

(Optional) Step 9: Pass your own SPORT configuration table
/ Example: Pass SPORT configuration Table */*
adi_dev_Control(BF52xC1DriverHandle, ADI_DEV_CMD_TABLE, (void *) Sport_Config_Table);

c. Audio Dataflow configuration

Step 10: Set audio dataflow method (this will be passed to SPORT driver)
/ Example: Set BF52xC1 in circular buffer mode */*
adi_dev_Control(BF52xC1DriverHandle, ADI_DEV_CMD_SET_DATAFLOW_METHOD,
(void *)ADI_DEV_MODE_CIRCULAR);

Step 11: Submit audio buffers
/* Example: Submit Inbound Audio Buffer */
adi_dev_Read(BF52xC1DriverHandle, ADI_DEV_CIRC, (ADI_DEV_BUFFER *)&InboundBuffer);
// Example: Submit Outbound Audio Buffer
adi_dev_Write(BF52xC1DriverHandle, ADI_DEV_CIRC, (ADI_DEV_BUFFER *)&OutboundBuffer);

Step 12: Enable BF52xC1 audio dataflow
/* Example: Enable BF52xC1 Audio Dataflow */
adi_dev_Control(BF52xC1DriverHandle, ADI_DEV_CMD_SET_DATAFLOW, (void *)TRUE);

d. Terminating BF52xC1 driver

Step13: Disable BF52xC1 audio dataflow
/* Example: Disable BF52xC1 Audio Dataflow */
adi_dev_Control(BF52xC1DriverHandle, ADI_DEV_CMD_SET_DATAFLOW, (void *)FALSE);

Step14: Close BF52xC1 driver
/* Example: Close BF52xC1 driver */
adi_dev_Close(BF52xC1DriverHandle);

Terminate DMA Manager, Deferred Callback etc.., (application dependent)

8.3.6. Re-use/share the SPORT device reserved by BF52xC1

Application can reuse/share the same SPORT device reserved used by BF52xC1 device, without closing the BF52xC1 driver itself.

/* Example: Close the SPORT device reserved by BF52xC1 device driver */
adi_dev_Control (BF52xC1DriverHandle, ADI_BF52xC1_CMD_OPEN_SPORT_DEVICE, (void *) FALSE);

Application can also re-open the same/new SPORT device anytime by using the above command and BF52xC1 driver will configure the SPORT device in relevance to present BF52xC1 operating mode (provided the 'Auto-SPORT configuration' support is enabled)

8.3.7. Resetting codec registers

The audio codec registers can be reset to default values by writing zero to codec reset register.

8.4. Accessing BF52xC1 registers

This section explains how to access the BF52xC1 internal registers using device access commands (refer *'adi_deviceaccess'* documentation for more information).

Refer section 7.1 for list of BF52xC1 device registers and section 7.2 for list of BF52xC1 device registers fields

8.4.1. Read BF52xC1 internal registers

1. Read a single register

```
/*define the structure to access a single device register */
ADI_DEV_ACCESS_REGISTER Read_Reg;

/*Load the register address to be read */
Read_Reg.Address = BF52xC1_REG_LEFT_ADC_VOL;

/* Clear the Data location */
Read_Reg.Data = 0;
/* Application calls adi_dev_Control( ) function with corresponding command and value */
/* Register value will be read back to location - Read_Reg.Data */
adi_dev_Control(DriverHandle, ADI_DEV_CMD_REGISTER_READ, (void *) &Read_Reg);
```

2. Read a specific register field

```
/* define the structure to access a specific device register field */
ADI_DEV_ACCESS_REGISTER_FIELD Read_Field;

/* Load the device register address to be accessed */
Read_Field.Address = BF52xC1_REG_LEFT_ADC_VOL;
/* Load the device register field location to be read */
Read_Field.Address = BF52xC1_RFLD_LIN_VOL;

/* clear the Read_Field.Data location */
Read_Field.Data = 0;
/* Application calls adi_dev_Control( ) function with corresponding command and value */
/* Register field value will be read back to location - Read_Field.Data */
adi_dev_Control (DriverHandle, ADI_DEV_CMD_REGISTER_FIELD_READ, (void *) &Read_Field);
```

3. Read table of registers

```
/* define the structure to access table of device registers */
ADI_DEV_ACCESS_REGISTER Read_Regs [ ] = {
                              { BF52xC1_REG_LEFT_DAC_VOL,        0},
                              { BF52xC1_REG_RIGHT_DAC_VOL,       0},
                              { BF52xC1_REG_DIGITAL_IFACE,       0},
      /*MUST include delimiter */     {ADI_DEV_REGEND,          0}     /* Register access delimiter */
                              };

/* Application calls adi_dev_Control( ) function with corresponding command and value */
/* Present value of registers listed above will be read to corresponding Data location in Read_Regs array */
/* i.e., value of BF52xC1_REG_LEFT_DAC_VOL will be read to Read_Regs[0].Data,
   BF52xC1_REG_RIGHT_DAC_VOL to Read_Regs[1].Data and
   BF52xC1_REG_DIGITAL_IFACE to Read_Regs[2].Data */
adi_dev_Control(DriverHandle, ADI_DEV_CMD_REGISTER_TABLE_READ, (void *) &Read_Regs[0]);
```

4. Read table of register(s) fields

```
/* define the structure to access table of device register(s) fields */
ADI_DEV_ACCESS_REGISTER_FIELD Read_Fields [ ] = {
                              { BF52xC1_REG_DIGITAL_IFACE,        BF52xC1_RFLD_IFACE_FORMAT,       0},
                              { BF52xC1_REG_DIGITAL_IFACE,        BF52xC1_RFLD_AUDIO_DATA_LEN,     0},
                              { BF52xC1_REG_SAMPLING_CTRL,        BF52xC1_RFLD_SAMPLE_RATE,        0},
/*MUST include delimiter */   {ADI_DEV_REGEND,           0,      0}      /* Register access delimiter */
                              };

/* Application calls adi_dev_Control( ) function with corresponding command and value */
/* Present value of register fields listed above will be read to corresponding Data location in Read_Fields array */
/* i.e., value of BF52xC1_RFLD_IFACE_FORMAT will be read to Read_Fields[0].Data,
   BF52xC1_RFLD_AUDIO_DATA_LEN to Read_Fields [1].Data and
   BF52xC1_RFLD_SAMPLE_RATE to Read_Fields [2].Data */
adi_dev_Control(DriverHandle, ADI_DEV_CMD_REGISTER_TABLE_READ, (void *) &Read_Fields[0]);
```

5. Read block of registers

```
/* define the structure to access a block of registers */
ADI_DEV_ACCESS_REGISTER_BLOCK Read_Block;

/* load the number of registers to be read */
Read_Block.Count = 4;
/* load the starting address of the register block to be read */
Read_Block.Address = BF52xC1_REG_LEFT_ADC_VOL;
/* define a 'Count' sized array to hold register data read from the device */
u16 Block_Data[4] = { 0 };
/* load the start address of the above array to Read_Block data pointer */
Read_Block.pData = & Block_Data[0];

/* Application calls adi_dev_Control( ) function with corresponding command and value */
// Present value of the registers in the given block will be read to corresponding Block_Data[ ] array */
/* value of BF52xC1_REG_LEFT_ADC_VOL will be read to Block_Data [0],
   BF52xC1_REG_RIGHT_ADC_VOL to Block_Data[1], BF52xC1_REG_LEFT_DAC_VOL to Block_Data[2]
   and BF52xC1_REG_RIGHT_DAC_VOL to Block_Data[3] */
adi_dev_Control(DriverHandle, ADI_DEV_CMD_REGISTER_BLOCK_READ, (void *) &Read_Block);
```

8.4.2. Configure BF52xC1 internal registers

1. Configure a single BF52xC1 register

```
/* define the structure to access a single device register */
ADI_DEV_ACCESS_REGISTER Cfg_Reg;

/* Load the register address to be configured */
Cfg_Reg.Address = BF52xC1_REG_RIGHT_ADC_VOL;

/* Load the configuration value to Cfg_Reg.Data location */
Cfg_Reg.Data = 0x1F;
/* Application calls adi_dev_Control( ) function with corresponding command and value */
/* The device register will be configured with the value in Cfg_Reg.Data */
adi_dev_Control(DriverHandle, ADI_DEV_CMD_REGISTER_WRITE, (void *) &Cfg_Reg);
```

2. Configure a specific register field

```
/* define the structure to access a specific device register field */
ADI_DEV_ACCESS_REGISTER_FIELD Cfg_Field;

/* Load the device register address to be accessed */
Cfg_Field.Address = BF52xC1_REG_LEFT_ADC_VOL;
/* Load the device register field location to be configured */
Cfg_Field.Address = BF52xC1_RFLD_LIN_VOL;

/* load the new field value */
Cfg_Field.Data = 0x18;
/* Application calls adi_dev_Control( ) function with corresponding command and value */
/* Register field will be updated to 'Cfg_Field.Data' value */
adi_dev_Control(DriverHandle, ADI_DEV_CMD_REGISTER_FIELD_WRITE, (void *) &Cfg_Field);
```

3. Configure table of registers

```
/* define the structure to access table of device registers (register address, register configuration value)
ADI_DEV_ACCESS_REGISTER Cfg_Regs [ ] = {
                        { BF52xC1_REG_LEFT_ADC_VOL,     0x17    },
                        { BF52xC1_REG_RIGHT_ADC_VOL,    0x17    },
                        { BF52xC1_REG_LEFT_DAC_VOL,     0x79    },
                        { BF52xC1_REG_RIGHT_DAC_VOL,    0x79    },
                        { BF52xC1_REG_POWER,            0x00    },
/*MUST include delimiter */ {ADI_DEV_REGEND,            0       } /* Register access delimiter */
                        };

/* Application calls adi_dev_Control( ) function with corresponding command and value */
/* Registers listed in the table will be configured with corresponding table Data values */
adi_dev_Control(DriverHandle, ADI_DEV_CMD_REGISTER_TABLE_WRITE, (void *) &Cfg_Regs[0]);
```

4. Configure a table of register(s) fields

```
/* define the structure to access table of device register(s) fields */
/* register address, register field to configure, field configuration value */
ADI_DEV_ACCESS_REGISTER_FIELD Cfg_Fields [ ] = {
    { BF52xC1_REG_DIGITAL_IFACE,    BF52xC1_RFLD_ENABLE_MASTER,      1},
    { BF52xC1_REG_SAMPLING_CTRL,    BF52xC1_RFLD_ENABLE_USB_MODE,    0},
    { BF52xC1_REG_SAMPLING_CTRL,    BF52xC1_RFLD_BOS_RATE,           0},
    { BF52xC1_REG_SAMPLING_CTRL,    BF52xC1_RFLD_SAMPLE_RATE,        3},
    { BF52xC1_REG_ACTIVE_CTRL,      BF52xC1_RFLD_ACTIVATE_CODEC,     1},
    {ADI_DEV_REGEND,                0, 0}    /* Register access delimiter (MUST include delimiter) */
};

/* Application calls adi_dev_Control( ) function with corresponding command and value */
/* Register fields listed in the above table will be configured with corresponding Data values */
adi_dev_Control(DriverHandle, ADI_DEV_CMD_REGISTER_TABLE_WRITE, (void *) &Cfg_Fields[0]);
```

5. Configure a block of registers

```
/* define the structure to access a block of registers */
ADI_DEV_ACCESS_REGISTER_BLOCK Cfg_Block;

/* load the number of registers to be configured */
Cfg_Block.Count = 4;
/* load the starting address of the register block to be configured */
Cfg_Block.Address = BF52xC1_REG_LEFT_ADC_VOL;

/* define a 'Count' sized array to hold register data read from the device */
/* load the array with BF52xC1 register configuration values */
u16 Block_Cfg[4]   = {0x017, 0x017, 0x079, 0x079 };

/* load the start address of the above array to Cfg_Block data pointer */
Cfg_Block.pData = &Block_Cfg[0];

/* Application calls adi_dev_Control( ) function with corresponding command and value */
/* Registers in the given block will be configured with corresponding values in Block_Cfg[ ] array */
adi_dev_Control (DriverHandle, ADI_DEV_CMD_REGISTER_TABLE_WRITE, (void*)&Cfg_Block);
```