

# ADI NAND FLASH PHYSICAL INTERFACE DRIVER

**DATE: 30 OCTOBER 2008** 

# **Table of Contents**

1. Overview	6
2. Quick Start Guide	7
2.1. Reference Chart for System Services Initialization:	7
2.2. Adding the NAND PID to the File System Service	8
2.3. Dynamic Memory Requirements	8
3. Files	9
3.1. Include Files	9
3.2. Source Files	9
4. Lower Level Drivers	9
4.1. NFC Device Driver	9
5. Resources Required	9
5.1. Interrupts	10
5.2. DMA	11
5.3. Semaphores	11
5.4. Timers	11
5.5. Real-Time Clock	11
5.6. Programmable Flags	11
5.7. Pins	11
6. Supported Features of the Device Driver	12
6.1. Directionality	12
6.2. Dataflow Methods	12
6.3. Buffer Types	12
6.4. Command IDs	12
6.4.1. Device Manager Commands	13
6.4.2. Common PID Commands	13
6.4.3. NAND PID Specific Commands	15
6.5. Callback Events	16
6.5.1. Common Events	16
6.5.2. FSS Specific Events	17
6.6. Return Codes	17
6.6.1. Common Return Codes	18
6.6.2. FSS Specific Return codes used by the NAND PID driver	19

7. Data structures	19
7.1. Device Driver Entry Points, ADI_DEV_PDD_ENTRY_POINT	19
7.2. Command-Value Pairs, ADI_DEV_CMD_VALUE_PAIR	19
7.3. NAND Flash Device Definition Structure, ADI_NFD_INFO_TABLE	20
7.4. Device Definition Structure, ADI_FSS_DEVICE_DEF	20
7.5. Volume Definition Structure, ADI_FSS_VOLUME_DEF	21
7.6. The FSS Super Buffer Structure, ADI_FSS_SUPER_BUFFER	21
7.7. LBA Request, ADI_FSS_LBA_REQUEST	23
8. Data Transfer	23
9. Initialization of the NAND Physical Interface Driver	25
9.1. Procedure for Opening the NAND PID	25
9.1.1. Open Stage	25
9.1.2. Configuration Stage	26
9.1.2.1. Default Settings	
9.1.2.2. Additional Required Configuration Settings	
9.1.3. Activation Stage	
9.1.4. Poll for Media Stage	
9.2. Assigning the NAND PID Permanently to the FSS	
9.3. Registering the NAND PID with the File System Service	
9.4. Registering the NAND PID with the USB Mass Storage Class Driver	
9.5. Initialization when used standalone	29
10. Preparing the NAND Flash for use with the FTL	30
List of Tables	
Table 1 – Revision History	5
Table 3 – Supported Dataflow Directions	12
Table 4 - Default Settings	27
Table 5 Additional Paguired Settings	27

adi\_nand

# Acronyms

ADI Analog Devices Inc.

ADSP – BF Analog Devices Digital Signal Processor – Blackfin

DMA Direct Memory AccessNFC NAND Flash Controller

NFD NAND Flash Device (memory)

MLC Multi-Level-Cell NAND devices

SLC Single-Level-Cell NAND devices

Page: 4 of 30

adi\_nand

# **Document Revision History**


Date	Description of Changes
30-Oct-08	Initial release

Table 1 – Revision History

Page: 5 of 30

#### 1. Overview

This document describes the functionality of the NAND Flash physical interface driver (PID). The driver adheres to Analog Devices' File System Service (FSS) Model and provides access to NAND Flash devices (NFD) via the licensed HCC-Embedded (www.hcc-embedded.com) flash translation layer (FTL) and a NAND flash controller (NFC) driver. The HCC FTL provides bad block management and wear leveling support. Out of the box support is available for the on-chip controller with the NFC driver available with the drivers' libraries for ADSP-BF52x and ADSP-BF54x processors. The following diagram illustrates how the NAND PID is used to provide access for both embedded applications via the file system service and Host PCs via the USB mass storage class driver.



Page: 6 of 30

### 2. Quick Start Guide

This section is provided to get you up and running with the NAND PID driver as quickly as possible using the default configuration options.

### 2.1. Reference Chart for System Services Initialization:

The following tables detail the System Services & Device Driver resources as required to be set in the adi\_ssl\_init.h header file. These include the requirements for the lower level drivers.

#### ADSP-BF52x

DMA channels	1
Device Drivers	2
Semaphores	3
Flag Callbacks	None
Interrupts <sup>1</sup>	
Peripheral ID	Default IVG
ADI_INT_DMA0_PPI or ADI_INT_DMA2_MAC_TX	8 (DMA0), 11 (DMA2)

#### ADSP-BF54x

DMA channels	1
Device Drivers	2
Semaphores	3
Flag Callbacks	None
Interrupts	

<sup>&</sup>lt;sup>1</sup> Depending on other active interrupts in the application you will need to allocate at least one secondary interrupt handler for each the following default levels.

Page: 7 of 30

Peripheral ID	Default IVG
ADI_INT_DMA22_SDH_NFC	11
ADI_INT_NFC_ERROR	7

### 2.2. Adding the NAND PID to the File System Service

To add the NAND PID to the FSS, include the NAND PID header file, adi\_nand.h in the application source code, optionally choosing to accept the default definition structure, ADI NAND Def, e.g:

```
#define _ADI_NAND_DEFAULT_DEF_
#include <drivers/pid/nand/adi nand.h>
```

Then add the following command-value pair to the FSS configuration table before calling adi\_fss\_Init():

```
{ ADI FSS CMD ADD DRIVER, (void*) & ADI NAND Def },
```

The above sets the NAND PID up with its default options:

- Use the on-chip NFC driver.
- Use the Ehthernet MAC DMA channel for NAND memory accesses (BF52x only).
- Use the NFD provided with the appropriate EZ-KIT for the associated processor.
- Reserve the first 10 blocks of the NFD for boot purposes. (These blocks are not managed by the FTL).

Please refer to Section 9 for details of more advanced configuration topics. Please also refer to the File System Service chapter in the "Device Drivers and System Services Manual for Blackfin® Processors" for more details on device initialization.

# 2.3. Dynamic Memory Requirements

The following table details the amount of dynamic memory required. Please note that the MBR and NFD alignment buffer must be assigned to non cacheable memory. Please refer to Section 5 below and the File System Service chapter in the "Device Drivers and System Services Manual for Blackfin® Processors" for details on assigning heaps to a PID.

Operation	FSS Cache Type	Size (bytes)
Device Instance.	General Heap	132
Master boot record (MBR)	Cache Heap	512
NFD alignment buffer (EZ-KIT implementation)	Cache Heap	448
	TOTAL	1092

Page: 8 of 30

adi nand

### 3. Files

The files listed below comprise the device driver API and source files.

### 3.1. Include Files

The driver sources include the following include files:

• <drivers/pid/nand/adi\_nand.h>
This file contains all definitions, function prototypes etc. specific to the NAND Flash PID.

### 3.2. Source Files

The driver sources are contained in the following files, as located in the default installation directory:

• <Blackfin/lib/src/drivers/pid/nand/adi\_nand.c>
This file contains all the source code for the ADI NAND Flash PID. All source code is written in 'C'. There are no assembly level functions in this driver.

#### 4. Lower Level Drivers

The NAND PID is layered on top of the HCC-Embedded Flash Translation Layer and the NFC device driver.

# 4.1. Flash Translation Layer

The Flash Translation Layer has been licensed from HCC-Embedded (www.hcc-embedded.com) for evaluation use with EZ-KIT Lite<sup>2</sup> platforms only. As such, the FTL is distributed as a binary library only. Usage beyond this requires a full license that can be obtained upon contacting HCC-Embedded. The installation of VisualDSP++ Update 4 and above contains a license dialog to this effect which you must accept before installation can be completed.

#### 4.2. NFC Device Driver

The NFC device driver is used to access NFD memory. Refer to NFC driver document (adi\_nfc.pdf) for more information.

# 5. Resources Required

Device drivers typically consume some amount of system resources. This section describes the resources required by the NAND PID device driver.

Unless explicitly noted in the sections below, the NAND PID device driver uses the System Services to access and control any required hardware. The information in this section may be helpful in determining the resources this driver requires, such as the number of interrupt handlers or number of DMA channels etc., from the System Services.

<sup>2</sup> ADSP-BF548 & ADSP-BF527. The ADSP-BF526 EZ-BOARD is also covered by this license.

Page: 9 of 30

All memory requirements other than data structures created on the stack are met dynamically via calls to the centralized memory management functions in the FSS, <code>\_adi\_fss\_malloc()</code>, <code>\_adi\_fss\_realloc()</code>, and <code>\_adi\_fss\_free()</code>. These functions are wrappers for either the default libc functions, <code>heap\_malloc()</code>, <code>heap\_realloc()</code> and <code>heap\_free()</code>, or for application specific functions as defined upon configuration of the File System Service. In this way the implementer can chose to supply memory management functions to organize a fixed and known amount of memory.

Two heap types are supported by the File System Service, a *cache* heap for data buffers such as the source or target of DMA transfers, and a *general* heap for house-keeping data such as instance data. Upon configuration of the NAND PID, implementers can only specify the heap index for the *cache* heap; the NAND PID makes use of the general heap defined in the FSS for all housekeeping structures. If no cache heap is defined the NAND PID will use the FSS general heap.

The value of the cache heap index is set using the command-value pair

```
{ ADI FSS CMD SET CACHE HEAP ID, (void*)CacheHeapIndex }
```

Where CacheHeapIndex is either the index in the heap\_table\_t heap\_table array (see the <project>\_heaptab.c file), or that obtained from the call to heap install:

```
static u8 myheap[1024];
#define MY_HEAP_ID 1234
:
int CacheHeapIndex = heap install((void *)&myheap, sizeof(myheap), MY HEAP ID );
```

The use of customizable heaps may be dependent on the development environment. If the chosen environment does not support customizable heaps then the FSS routines will have been modified to ignore the heap index argument.

The following table details the amount of dynamic memory required for an associated operation.

Operation	Size (bytes)
Device Instance.	132
Master boot record	512
NFD Alignment buffer	ADI_NFD_DATA_PKT_SIZE_IN_BYTES + ADI_NFC_DMA_DATA_FRAME_BASE_MEMORY *(2048/ADI_NFD_DATA_PKT_SIZE_IN_BYTES))

### 5.1. Interrupts

The NAND PID does not use any interrupts other than those required by the lower level NFC driver. For ADSP-BF52x implementers have the choice of using either the DMA channel associated with the PPI or the Ethernet MAC. This will preclude the simultaneous use of the associated peripheral with the NAND PID. The default is to use the Ethernet MAC DMA channel for NAND PID access

BF54x	Default IVG	BF52x (option 1)	Default IVG	BF52x (option 2)	Default IVG
ADI_INT_DMA22_SDH_NFC	11	ADI_INT_DMAO_PPI	8	ADI_INT_DMA2_MAC_TX	11
ADI_INT_NFC_ERROR	7	ADI_INT_NAND_ERROR	7	ADI_INT_NAND_ERROR	7

Page: 10 of 30

The number of secondary interrupt handlers will depend on whether the above defaults are maintained and the interrupts required by other peripherals. Please note that in order to couple the NAND PID with the NAND mass storage class driver you will need to ensure that the above DMA interrupt IVG levels are of a higher priority than the NAND interrupts (default, IVG11).

#### 5.2. DMA

The NFC device driver requires one DMA channel:

BF54x	BF52x (option 1)	BF52x (option 2)
ADI_DMA_DMA22	ADI_DMA_DMAO	ADI_DMA_DMA2

### 5.3. Semaphores

The NAND PID requires memory for two semaphores and the NFC driver requires memory for one semaphore, giving a total of three semaphores required.

#### 5.4. Timers

The Timer service is not used by this driver.

### 5.5. Real-Time Clock

The RTC service is not used by this driver

### 5.6. Programmable Flags

No Programmable Flags are used by this driver or the lower level drivers.

### 5.7. Pins

The NFC driver is configured to use the default pins assigned to the NAND Flash Controller for the appropriate processor type. No additional GPIO pins are required.

Page: 11 of 30

# 6. Supported Features of the Device Driver

This section describes what features are supported by the device driver.

### 6.1. Directionality

The NAND PID supports the dataflow directions listed in the table below.

ADI_DEV_DIRECTION	Description
ADI_DEV_DIRECTION_BIDIRECTIONAL	Supports both the reception of data and transmission of data through the device.

Table 2 – Supported Dataflow Directions

#### 6.2. Dataflow Methods

The NAND PID can only support the ADI\_DEV\_MODE\_CHAINED dataflow method. When used within the FSS this is applied automatically. If the NAND PID is operated in standalone mode, or is opened prior to being registered with the FSS, then it is essential to send the following command-value pair to the driver:

```
{ ADI DEV CMD SET DATAFLOW METHOD, (void*) ADI DEV MODE CHAINED },
```

### 6.3. Buffer Types

The NAND PID supports the buffer types listed below.

#### • ADI DEV 1D BUFFER

Linear one-dimensional buffer. This is enveloped by the FSS Super Buffer Structure (Section 7.6)

- o CallbackParameter This will always contain the address of the FSS Super Buffer structure.
- O ProcessedFlag This field is not used in the NAND PID.
- o pAdditionalInfo This field is not used in the NAND PID.

#### 6.4. Command IDs

This section enumerates the commands that are supported/required by the NAND PID. The commands are divided into three sections. The first section describes commands that are supported directly by the Device Manager. The second section describes common Device Driver commands that the NAND PID supports. The next section describes commands common to all PIDs. Finally, the last subsection details commands specific to the NAND PID.

Commands are sent to the device driver via the adi\_dev\_Control() function. The adi\_dev\_Control() function accepts three arguments:

- O **DeviceHandle** This parameter is an ADI\_DEV\_DEVICE\_HANDLE type that uniquely identifies the device driver. This handle is provided to the client on return from the adi\_dev\_Open() function call.
- o **CommandID** This parameter is a u32 data type that specifies the command ID.
- Value This parameter is a void \* whose value is context sensitive to the specific command ID.

The sections below enumerate the command IDs that are supported by the driver and the meaning of the Value parameter for each command ID.

Page: 12 of 30

#### 6.4.1. Device Manager Commands

The commands listed below are supported and processed directly by the Device Manager. Only the commands relevant to the NAND PID are detailed.

#### • ADI\_DEV\_CMD\_TABLE

- o Table of command pairs being passed to the driver
- o Value-adi dev cmd value pair \*

#### • ADI DEV CMD END

- o Signifies the end of a command pair table
- o Value ignored

#### • ADI DEV CMD PAIR

- o Single command pair being passed
- o Value- adi dev cmd value pair \*

#### • ADI DEV CMD SET DATAFLOW METHOD

- Specifies the dataflow method the device is to use. The list of dataflow types supported by the device driver is specified in section 6.2.
- o Value ADI DEV MODE enumeration

#### • ADI DEV CMD GET PERIPHERAL DMA SUPPORT

- o Determines if the device driver is supported by peripheral DMA
- o Value u32 \* (location where TRUE or FALSE is stored). The NAND PID always returns false.

#### • ADI DEV CMD SET DATAFLOW

- o Enables/disables dataflow through the device
- O Value TRUE/FALSE

#### 6.4.2. Common PID Commands

The command IDs listed below are supported and processed by the NFC SFTL PID. These command IDs are unique to the File System Service

#### • ADI\_FSS\_CMD\_GET\_BACKGRND\_XFER\_SUPPORT

- O Requests the NAND PID to return TRUE or FALSE depending on whether the device supports the transfer of data in the background. The NAND PID currently returns FALSE.
- Value Client provided location to store result.

#### • ADI\_FSS\_CMD GET DATA ELEMENT WIDTH

- o Requests the NAND PID to return the width (in bytes) that defines each data element. The NAND PID always returns a value of 2.
- Value Client provided location to store result.

#### ADI FSS CMD ACQUIRE LOCK SEMAPHORE

- Requests the NAND PID to grant a Lock Semaphore to give the calling module exclusive access to the PID data transfer functions.
- Value NULL.

#### • ADI FSS CMD RELEASE LOCK SEMAPHORE

- Requests the PID to release the Lock Semaphore granted in response to the <u>ADI\_FSS\_CMD\_ACQUIRE\_LOCK\_SEMAPHORE</u> command.
- o Value NULL.

Page: 13 of 30

#### • ADI FSS CMD SET CACHE HEAP ID

- Instructs the NAND PID instance to use the given Heap Index for any dynamically allocated data buffers. The default heap Index for such buffers defaults to -1, indicating that the FSS General Heap is to be used.
- o Value the Index of the required heap.

#### • ADI PID CMD GET FIXED

- Requests the NAND PID to return TRUE or FALSE depending on whether the device is to be regarded as Fixed or removable. The NAND PID returns FALSE.
- Value Client provided location to store result.

#### • ADI\_PID\_CMD\_MEDIA\_ACTIVATE

- o Activates the NAND PID, configuring it for use. This includes initializing the FTL and the NFC driver. At this point the FTL checks for a valid license.
- O Value TRUE to activate, FALSE to deactivate.

### • ADI PID CMD POLL\_MEDIA\_CHANGE

- O Instructs the NAND PID to check the status of the device for the removal or insertion of media. If the driver detects that media has been removed it issues the ADI\_FSS\_EVENT\_MEDIA\_REMOVED callback event to the Device Manager Callback function. If the driver detects that media has been inserted it issues the ADI\_FSS\_EVENT\_MEDIA\_INSERTED callback event, (Section 6.5.2).
- Value NULL.

#### • ADI PID CMD DETECT VOLUMES

- O Instructs the NAND PID to discover the volumes/partitions available on the media. For each volume detected the PID issues the ADI\_FSS\_EVENT\_VOLUME\_DETECTED event, passing the pointer to the salient volume information as the third argument. (See Section 6.5.2).
- Value NULL.

#### • ADI PID CMD SEND LBA REQUEST

- o Requests the NAND PID to command the device to read/write a number of sectors from/to a given LBA start sector.
- O Value Address of the ADI\_FSS\_LBA\_REQUEST structure containing the above information. This is ignored by the NAND PID driver since the LBA information is communicated to the driver as part of the ADI\_FSS\_SUPER\_BUFFER structure passed to the adi\_dev\_Read/Write() functions.

#### • ADI PID CMD ENABLE DATAFLOW

- Instructs the NAND PID to take the necessary steps to begin/stop dataflow. This is ignored by the NAND PID driver since all data transfer has completed on return from the adi\_dev\_Read/Write() functions.
- O Value TRUE/FALSE.

### • ADI\_PID\_CMD\_SET\_DIRECT\_CALLBACK

- o Provides the address of a callback function to call directly (i.e. non-deferred) upon media insertion/removal and volume detection events. (See Section 6.5.2).
- Value the address of the direct callback function.

#### • ADI PID CMD GET GLOBAL MEDIA DEF

- o Requests the SDH PID to return information regarding the total geometry of the inserted device.
- Value the address of an ADI\_FSS\_VOLUME\_DEF structure to store the overall device information:

ADI FSS VOLUME DEF fields

Page: 14 of 30

FileSystemType - Not used

StartAddress - The sector (LBA value) of the first usable sector on the media.

VolumeSize - The total number of sectors on the device.

SectorSize – The size in bytes of each sector.

The default values for the NAND PID are a sector size of 512 bytes starting at logical sector 0.

#### 6.4.3. NAND PID Specific Commands

The command IDs listed below are unique to the NAND PID.

#### • ADI NAND CMD SET NFC HANDLE:

- o Pass the device handle of the required NFC driver.
- O Value ADI DEV DEVICE HANDLE value of the required NFC driver.
- o Default to use the on-chip NFC driver for ADSP-BF54x/ADSP-BF52x.

#### • ADI NAND CMD PASS NFD INFO

- O Pass ADI\_NFD\_INFO\_TABLE configuration structure that defines the NAND flash device that is connected to the Blackfin.
- O Value address of appropriate add NFD info table structure
- o Default the address of the table specified in the header file, adi\_nand.h, appropriate for the EZ-KIT associated with the required processor.
- o Note: Refer to NFC Driver Manual for further information

#### • ADI NAND CMD SET RESERVED SIZE

- o Set first NFD block number for File System Service use.
- o Value u16 (NFD Block Number)
- $\circ$  Default = 10

#### • ADI NAND CMD PREPARE\_NFD\_FOR\_FTL

- o Prepares the NAND array for use with the HCC FTL. This need only be called once at the beginning of the lifetime of the NAND array. See Section 10 for further details.
- o Value NULL

Page: 15 of 30

#### 6.5. Callback Events

This section enumerates the callback events the NAND PID generates. These events are detailed in two sections. The first section describes events that are common to many device drivers. The next section describes FSS specific event IDs. The FSS defines a callback function that supports the required Events. In standalone use, the implementer should prepare a callback function to process each event described in these two sections.

The callback function is of the type <code>ADI\_DCB\_CALLBACK\_FN</code> and is passed three parameters. These parameters are:

- ClientHandle. Except for callbacks to the direct callback function this void\* parameter will be the DeviceHandle (3rd) argument passed to the adi\_pdd\_Open function of the PID. For direct callbacks it must be the address of this argument.
- EventID

  This is a u32 data type that specifies the event ID. See below.
- Value
  This parameter is a void\* whose value is context sensitive to the specific event ID.

Most callbacks are directed to the Device Manager provided callback function specified as the last argument, <code>DMCallback</code>, passed to the <code>adi\_pdd\_Open</code> function of the PID. The Device Manager will post a deferred callback if a valid DCB queue handle was passed to <code>adi\_dev\_Open()</code>. Support for deferred callbacks is governed upon configuration of the FSS.

The exceptions to this rule are the ADI\_FSS\_EVENT\_MEDIA\_INSERTED, ADI\_FSS\_EVENT\_MEDIA\_REMOVED and ADI\_FSS\_EVENT\_VOLUME\_DETECTED events, where it is required in the context of the File System Service that non-deferred callbacks must be used. The function to call directly is set with the ADI\_PID\_CMD\_SET\_DIRECT\_CALLBACK command by the FSS. Please note that in this case the ClientHandle to pass to the direct callback function is the address of the DeviceHandle argument.

For standalone use, when the ADI\_PID\_CMD\_SET\_DIRECT\_CALLBACK command is omitted, the NAND PID will use the usual Device Manager Route.

The sections below enumerate the event IDs that the device driver can generate and the meaning of the Value argument for each event ID.

#### 6.5.1. Common Events

The events described in this section are common to many device drivers. The list below details the only common event ID currently supported by the NAND PID.

• ADI DEV EVENT BUFFER PROCESSED

Notifies callback function that a chained I/O buffer has been processed by the device driver. Value — This value is the CallbackParameter value that was supplied in the buffer that was passed to the adi\_dev\_Read() or adi\_dev\_Write() function. For compliance with the FSS requirements this value is the address of this buffer.

Page: 16 of 30

#### 6.5.2. FSS Specific Events

The events listed below are supported and processed by the NAND PID. These event IDs are unique to this device driver.

#### • ADI FSS EVENT MEDIA INSERTED

This event is issued in response to the ADI\_PID\_CMD\_POLL\_MEDIA\_CHANGE command upon detection that both media is present and a valid FTL license has been detected.

Value – The address of a data location. On issue of the callback this location contains the Device Number of the device (zero). On return from the callback the location contains a result code. If the result code returned is ADI\_FSS\_RESULT\_SUCCESS, the NAND PID will regard the media as being present and correctly accounted for by the FSS.

#### ADI FSS EVENT VOLUME DETECTED

FileSystemType

This event is issued in response to the ADI\_PID\_CMD\_DETECT\_VOLUMES command upon detection of a valid volume/partition.

Value – The address of an ADI FSS VOLUME DEF structure defining the volume:

and is set to zero.

	Implementation document for further details.
StartAddress	The Sector (LBA value) of the first sector in the volume. This is always zero fo the NAND PID.
VolumeSize	The size of the volume in sectors.
SectorSize	The size in bytes of each sector on the volume. The default size is 512 bytes.
DeviceNumber	The number of the device in a chain of devices. This is not applicable

- The File system type, as defined in the adi\_fss.h header file under the

This structure must be regarded as volatile by the FSS (or application callback in standalone mode), and as such can be declared on the stack within the NAND PID. Its values need to be copied in the FSS or application callback prior to returning control to the NAND PID if they are to be retained.

#### • ADI PID EVENT DEVICE INTERRUPT

This event is issued by the NAND PID once all data pertaining to an LBA request is processed. Value – The address of the Buffer structure associated with the event. This must be the value located in the pBuffer field of the associated LBA request structure.

#### 6.6. Return Codes

All API functions of the NAND PID return a status code indicating either successful completion of the function or an indication that an error has occurred. This section enumerates the return codes that the device driver is capable of returning to the client. A return value of <code>ADI\_DEV\_RESULT\_SUCCESS</code> or <code>ADI\_FSS\_RESULT\_SUCCESS</code> indicates success, while any other value indicates an error or some other informative result. The values <code>ADI\_DEV\_RESULT\_SUCCESS</code> and <code>ADI\_FSS\_RESULT\_SUCCESS</code> are always equal to the value zero. All other return codes are a non-zero value.

Page: 17 of 30

The return codes are divided into two sections. The first section describes return codes that are common to many device drivers. The next section describes driver specific return codes. The client should prepare to process each of the return codes described in these sections.

Typically, the application should check the return code for ADI\_DEV\_RESULT\_SUCCESS, taking appropriate corrective action if ADI\_DEV\_RESULT\_SUCCESS is not returned. For example:

#### 6.6.1. Common Return Codes

The return codes described in this section are common to many device drivers. The list below enumerates all common return codes that are supported by the NAND PID.

- ADI\_DEV\_RESULT\_SUCCESS
  The function executed successfully.
- ADI\_DEV\_RESULT\_NOT\_SUPPORTED

  The function is not supported by the driver.
- ADI\_DEV\_RESULT\_DEVICE\_IN\_USE
  The requested device is already in use.
- ADI\_DEV\_RESULT\_NO\_MEMORY
  There is insufficient memory available.
- ADI\_DEV\_RESULT\_BAD\_DEVICE\_NUMBER
  The device number is invalid.
- ADI\_DEV\_RESULT\_DIRECTION\_NOT\_SUPPORTED

  The device cannot be opened in the direction specified.
- ADI\_DEV\_RESULT\_BAD\_DEVICE\_HANDLE
  The handle to the device driver is invalid.
- ADI\_DEV\_RESULT\_BAD\_MANAGER\_HANDLE
  The handle to the Device Manager is invalid.
- ADI\_DEV\_RESULT\_BAD\_PDD\_HANDLE
  The handle to the physical driver is invalid.
- ADI\_DEV\_RESULT\_INVALID\_SEQUENCE
  The action requested is not within a valid sequence.
- ADI\_DEV\_RESULT\_ATTEMPTED\_READ\_ON\_OUTBOUND\_DEVICE

  The client attempted to provide an inbound buffer for a device opened for outbound traffic only.
- ADI\_DEV\_RESULT\_ATTEMPTED\_WRITE\_ON\_INBOUND\_DEVICE

  The client attempted to provide an outbound buffer for a device opened for inbound traffic only.
- ADI\_DEV\_RESULT\_DATAFLOW\_UNDEFINED
  The dataflow method has not yet been declared.
- ADI\_DEV\_RESULT\_DATAFLOW\_INCOMPATIBLE

  The dataflow method is incompatible with the action requested.

Page: 18 of 30

- ADI\_DEV\_RESULT\_BUFFER\_TYPE\_INCOMPATIBLE
  The device does not support the buffer type provided.
- ADI\_DEV\_RESULT\_NON\_TERMINATED\_LIST
  The chain of buffers provided is not NULL terminated.
- ADI\_DEV\_RESULT\_NO\_CALLBACK\_FUNCTION\_SUPPLIED
  No callback function was supplied when it was required.
- ADI\_DEV\_RESULT\_REQUIRES\_BIDIRECTIONAL\_DEVICE
  Requires the device be opened for bidirectional traffic only.

#### 6.6.2. FSS Specific Return codes used by the NAND PID driver

The following return codes are defined in the <services/fss/adi\_fss.h> header file:

- ADI\_FSS\_RESULT\_NO\_MEDIA

  No media is detected, or no valid FTL license detected.
- ADI\_FSS\_RESULT\_NO\_MEMORY
  There was insufficient memory to complete a request. Usually as a result of a call to
  \_adi\_fss\_malloc().
- ADI\_FSS\_RESULT\_FAILED General failure.
- ADI\_FSS\_RESULT\_NOT\_SUPPORTED

  The requested operation is not supported by the PID.
- ADI\_FSS\_RESULT\_SUCCESS General Success.

### 7. Data structures

# 7.1. Device Driver Entry Points, ADI\_DEV\_PDD\_ENTRY\_POINT

This structure is used in common with all drivers that conform to the ADI Device Driver model, to define the entry points for the device driver. It is defined in the NAND PID source module, adi\_nand.c, and declared as an extern variable in the NAND PID header file, adi\_nand.h:

```
extern ADI DEV PDD ENTRY POINT ADI NAND Entrypoint;
```

## 7.2. Command-Value Pairs, ADI\_DEV\_CMD\_VALUE\_PAIR

This structure is used in common with all drivers that conform to the ADI Device Driver model, and is used primarily for the initial configuration of the driver. The NAND PID must support all three methods of passing command-value pairs:

- adi dev control( ..., ADI DEV CMD TABLE, (void\*) < table-address> );
- adi dev control( ..., ADI DEV CMD PAIR, (void\*) < command-value-pair-address> );
- adi dev control( ..., <command>, (void\*) <associated-value );</pre>

A default table of command-value pairs is declared in the NAND PID header file, adi\_nand.h.

Page: 19 of 30

### 7.3. NAND Flash Device Definition Structure, ADI\_NFD\_INFO\_TABLE

This structure is used to define the physical NAND Flash media to be accessed in terms of its timing characteristics and geometry. This is defined in the NAND Flash Controller document:

```
$(ADI_DSP)\Blackfin\docs\drivers\nfc\adi_nfc.pdf
```

Examples for this structure are provided in the NAND PID header file, adi\_nand.h, for the ADSP-BF548 & ADSP-BF526 & ADSP-BF527 EZ-KITs.

### 7.4. Device Definition Structure, ADI FSS DEVICE DEF

This structure is used to instruct the FSS how to open and configure the NAND PID. It's contents are essentially the bulk of the items to be passed as arguments to a call to <code>adi\_dev\_Open()</code>. It is defined in the FSS header file, <code>adi\_fss.h</code>, as:

Where the fields are assigned as shown in the following table:

DeviceNumber	This defines which peripheral device to use. This is the DeviceNumber argument required for a call to adi_dev_Open(). This value is ignored by the NAND PID.	
pEntryPoint	This is a pointer to the device driver entry points and is passed as the pEntryPoint argument required for a call to adi_dev_Open(). For the NAND PID its value should be assigned to &ADI_NAND_EntryPoint.	
pConfigTable	This is a pointer to the table of command-value pairs to configure the NAND PID; the default value for the NAND PID is NULL.	
pCriticalRegionData	This is a pointer to the argument that should be passed to the System Services adi_int_EnterCriticalRegion() function. This is currently not used and should be set to NULL.	
Direction	This is the Direction argument required for a call to adi_dev_Open(). For the NAND PID this value should be ADI_DEV_DIRECTION_BIDIRECTIONAL.	
DeviceHandle	This is the location - used internally - to store the Device Driver Handle set on return from a call to adi_dev_Open(). It should be set to NULL prior to initialization.	
DefaultMountPoint	This is the default drive letter to be used for volumes managed by the NAND PID. Setting this field will ensure that the same drive letter is used each time a NAND device is inserted. The default definition in the adi_nand.h header file leaves this field blank.	

A default instantiation of this structure is declared in the NAND PID header file, adi\_nand.h, and guarded against inclusion in the PID Source module, and will only be available in an application module if the developer defines the macro, \_ADI\_NAND\_DEFAULT\_DEF\_:

Page: 20 of 30

```
#if !defined(__ADI_NAND_HOST_C__)
:
#if defined(_ADI_NAND_DEFAULT_DEF_)
static ADI_FSS_DEVICE_DEF ADI_NAND_Def = { ... };
:
#endif
:
#endif
```

### 7.5. Volume Definition Structure, ADI\_FSS\_VOLUME\_DEF

This structure is used within the NAND PID to communicate to the FSS the presence of a usable volume or partition. An address to a global instantiation of the structure is returned as the third callback argument sent to the FSS along with the ADI\_FSS\_EVENT\_VOLUME\_DETECTED event. It is defined in the FSS header file, adi fss.h, as:

```
typedef struct {
   u32 FileSystemType;
   u32 StartAddress;
   u32 VolumeSize;
   u32 SectorSize;
   u32 DeviceNumber;
} ADI FSS VOLUME DEF;
```

Where the fields are assigned as shown in the following table:

FileSystemType	The unique identifier for the type of file system. Valid types are declared in an anonymous enum in the FSS header file. For Most NAND devices this will be ADI_FSS_FSD_TYPE_FAT.
StartAddress	The starting sector of the volume/partition in LBA format.
VolumeSize	The number of sectors contained in volume/partition.
SectorSize	The number of bytes per sector used by the NAND PID.
DeviceNumber	This is used to indicate the device number on a chain of devices. This value is set to 0 by the NAND PID.

The FSS will regard this structure as volatile and will make a copy of its contents.

# 7.6. The FSS Super Buffer Structure, ADI\_FSS\_SUPER\_BUFFER

A Super Buffer is used to envelope the ADI\_DEV\_1D\_BUFFER structure. Since this, ADI\_FSS\_SUPER\_BUFFER, structure has the ADI\_DEV\_1D\_BUFFER structure as its first member, the two structures share addresses, such that

- o The address of the Super buffer can be used in calls to adi\_dev\_Read/Write, and
- o Where understood the *super* buffer can be de-referenced and its contents made use of.

At each stage of the submission process, from File Cache to FSD to PID, the super buffer gains pertinent information along the way. The fields are defined in the following table and are color coded such that red are the fields that the File Cache sets, green are the fields that an FSD sets, and blue are the fields that a PID sets. The LBA Request is set by the FSD for requests originating from both the cache and the FSD, or in the PID for its own internal requests.

Page: 21 of 30

Please note that for use outside the context of the file system service, all calls to adi\_dev\_Read() or adi\_dev\_Write() with the NAND PID device handle must use the address of a valid ADI FSS SUPER BUFFER structure.

The originator of the Super buffer will zero the fields that are not appropriate.

#### The definition of the structure is:

```
typedef struct ADI FSS SUPER BUFFER{
                            Buffer;
   ADI DEV 1D BUFFER
   struct adi_cache_block *pBlock;
                            LastInProcessFlag;
   ADI FSS LBA REQUEST
                            LBARequest;
   ADI SEM HANDLE
                            SemaphoreHandle;
   ADI FSS FILE DESCRIPTOR *pFileDesc;
   ADI DCB CALLBACK FN
                            FSDCallbackFunction;
   void
                            *FSDCallbackHandle;
   ADI_DCB_CALLBACK_FN
                            PIDCallbackFunction;
   void
                            *PIDCallbackHandle;
} ADI_FSS_SUPER_BUFFER;
```

#### Where the fields are defined as:

Buffer	The ADI_DEV_1D_BUFFER structure required for the transfer. Please note that this is not a pointer field. This is only set by the NAND PID if it is originating the data transfer request.	
SemaphoreHandle	The Handle of the Semaphore to be posted upon completion of data transfer. This is only set by the NAND PID if it is originating the data transfer request, when it is set to the value stored in the NAND PID instance data. See section below for use of semaphores.	
LBARequest	The ADI_FSS_LBA_REQUEST structure for the associated buffer. See section 7.7 for details.	
pBlock	Used in the File Cache. Its value remains unchanged by the NAND PID. For internal NAND PID transfers it is set to NULL.	
LastinProcessFlag	Used in the File Cache. Its value remains unchanged by the NAND PID. For internal NAND PID transfers it is set to NULL.	
pFileDesc	Used in the File Cache. Its value must remain unchanged by the NAND PID. For internal NAND PID transfers it is set to NULL.	
FSDCallbackFunction	This handle is reserved for use with FSDs. For internal NAND PID transfers it is set to NULL.	
FSDCallbackHandle	This handle is reserved for use with FSDs. For internal NAND PID transfers it is set to NULL.	
PIDCallbackFunction	The NAND PID assigns the address of the callback function to be invoked upon transfer completion events.	
PIDCallbackHandle	The NAND PID assigns the address of a pertinent structure to be passed as the first argument in the call to the function defined by the PIDCallbackFunction field.	

Page: 22 of 30

### 7.7. LBA Request, ADI\_FSS\_LBA\_REQUEST

This structure is used to pass a request for a number of sectors to be read from the device. The address of the LBARequest field in the associated ADI\_FSS\_SUPER\_BUFFER structure (section 7.6) should be used. It is defined in the FSS header file, adi\_fss.h, as:

Where the fields are assigned as shown in the following table:

SectorCount	The number of sectors to transfer.
StartSector	The Starting sector of the block to transfer in LBA format.
DeviceNumber	The Device Number on the chain. This must be 0 for the NAND PID.
ReadFlag	A Flag to indicate whether the transfer is a read operation. If so, then its value will be 1. If a write operation is required its value will be 0.
pBuffer	The address of the associated ADI_FSS_SUPER_BUFFER sub-buffer.

### 8. Data Transfer

All data transfer is initiated and completed within each call to adi\_dev\_Read() or adi\_dev\_Write() with the NAND PID device handle. After each sub-buffer is processed the ADI\_DEV\_EVENT\_BUFFER\_PROCESSED event is issued via the usual Device Manager callback function. Upon completion of all buffers in the chain, the ADI\_PID\_EVENT\_DEVICE\_INTERRUPT event is issued.

In describing the data transfer procedure it is important to make the distinction between *device* events (initiated by the physical mass storage device) and *host* events (initiated by the software). As far as the NAND PID is concerned, data transfer is active from the receipt of an LBA request to transfer a number of sectors and the completion of the transfer. This is termed a *DRQ block* after its ATA origins. On the other hand, the *host* considers the data transfer completion event as the point when it receives a callback upon completion of each ADI DEV 1D BUFFER.

These callbacks are made via the Device Manager with the following arguments:

- The DeviceHandle argument, supplied as the third argument passed to adi pdd Open().
- 2 The appropriate event code.
- The address of the ADI FSS SUPER BUFFER structure for the sub-buffer just completed.

In reply to these events, the FSS will make a call into the NAND PID using the PIDCallbackFunction and PIDCallbackHandle fields of the ADI FSS SUPER BUFFER structure:

In this function the NAND PID will do what is required in each of the two events. Furthermore, in response to the ADI PID EVENT DEVICE INTERRUPT event, the NAND PID will release the NAND PID Lock

Page: 23 of 30

Semaphore and post the NAND PID Semaphore *only* if the SemaphoreHandle value of the ADI\_FSS\_SUPER\_BUFFER equals that of the NAND PID Semaphore handle.

The process of issuing the request (usually by a File System Driver) is as follows:

1. Acquire Lock Semaphore from the NAND PID passing the command-value pair,

```
{ ADI_FSS_CMD_ACQUIRE_LOCK_SEMAPHORE, NULL },
```


2. Then the FSD submits the required buffer chain to the NAND PID via a call to adi\_dev\_Read() or adi dev Write(), e.g.

```
adi dev Read{..., ADI DEV 1D, (ADI DEV BUFFER*)pSuperBuffer },
```

The LBA request member of the ADI\_FSS\_SUPER\_BUFFER structure chain at location psuperBuffer must be correctly assigned for each buffer in the chain. All data transfer will have completed upon return from this call.

3. The Lock Semaphore acquired in stage 1 is released by the FSD/application either upon completion of receipt of the ADI PID EVENT DEVICE INTERRUPT event.

The diagram below illustrates the command and callback flow of the NAND PID.



Page: 24 of 30

# 9. Initialization of the NAND Physical Interface Driver

This section describes the initialization stages required for the NAND PID. How the NAND PID is initialized will depend largely on how it is to be used. Possible usage scenarios are:

- Permanently assigned to the FSS
- Shared use between the FSS and another function. For example, the NFD may be connected to a host computer via USB to download media files that are subsequently played by the embedded application via the FSS once the cable is removed.
- Standalone

In all cases the NAND PID is required to undergo certain stages of configuration before it can be used by an application; the differences between the above scenarios concerns which part of the software (application vs library) is responsible for what. The permanent assignment to the FSS requires the least amount of effort by the application; with the standalone case requiring the most effort.

Before showing how to prepare the NAND PID in each scenario we will describe each of the stages of configuration.

### 9.1. Procedure for Opening the NAND PID

The configuration stages of NAND PID are

- Open
- Configuration
- Activation
- Poll for Media

Once activated the NAND PID is ready for use. Conversely to tear down the NAND PID requires the following stages to be performed:

- Deactivation
- Close

#### 9.1.1. Open Stage

In this stage the NAND PID is opened in the usual way for a device driver conforming to the device driver model. The device driver definition structure, <code>ADI\_NAND\_Def</code>, (Section 7.3) provides most of the requirements for the call to <code>adi\_dev\_Open()</code> to open the NAND PID device driver:

Page: 25 of 30

```
#define _ADI_NAND_DEFAULT_DEF_
#include <drivers/pid/usb/adi nand.h>
```

Alternatively, the following values can be used:

adi_dev_Open argument	Value
pEntryPoint	&ADI_NAND_Entrypoint
DevNumber	0
Direction	ADI_DEV_DIRECTION_BIDIRECTIONAL

The application is required to perform the Open Stage only in the standalone and shared scenarios; the FSS makes use of the ADI\_NAND\_Def structure to open the driver internally.

```
To close the NAND PID, simply call adi_dev_Close() with the NAND PID device handle, e.g: adi dev Close( ADI NAND Def.DeviceHandle );
```

### 9.1.2. Configuration Stage

In this stage command value pairs are passed to the NAND PID via calls to adi\_dev\_Control().

The default command-value pairs are defined in the ADI\_NAND\_ConfigurationTable[] table defined in the NAND PID header file. The address of this assigned to the pConfigTable member of the ADI\_NAND\_Def structure also defined in the header file.

Optional commands are required to be overridden. Example commands would be those required to change the size of the reserved area at the start of the NFD and to specify the NFD information details.

The mandatory commands are given in Section 9.1.2.2. Of these the ADI\_DEV\_CMD\_SET\_DATAFLOW\_METHOD command is only required in the standalone and shared scenarios; the FSS always issues this command internally. The commands required for the default behavior of the NAND PID are detailed in the NAND PID header file by a table of found in Sections 6.4.2 and 6.4.3.

#### 9.1.2.1. Default Settings

The following table describes the default configuration settings for the NAND PID.

Item	Default Value	Possible Values	Command ID
Cache Heap Index	-1	The heap index to use for the allocation of data tansfer buffers.	ADI_FSS_CMD_SET_CACHE_HEAP_ID
Reserved Area Size	10	The size in blocks of the reserved area required	ADI_NAND_CMD_SET_RESERVED_SIZE

Page: 26 of 30

#### Table 3 - Default Settings

#### 9.1.2.2. Additional Required Configuration Settings

In addition to the possible overrides of the default driver settings, the NAND PID responds to the following commands issued as detailed below. The following table does not itemize the mandatory commands required to communicate to the NAND PID Driver (see Section 6.4 for further details).

Item	Possible Values	Command ID
Dataflow method	See section 6.2	ADI_DEV_CMD_SET_DATAFLOW_METHOD
NFD Information	See section	ADI_NAND_CMD_SET_NFD_INFO
table		

Table 4 - Additional Required Settings

#### 9.1.3. Activation Stage

The Activation Stage is entered by sending the ADI\_PID\_CMD\_MEDIA\_ACTIVATE command to the NAND PID with the associated value as true. Similarly it is exited with the same command but with the associated value as false.

On entering this stage all GPIO pin assignments are made, the flash translation layer is activated and the PID is ready to receive requests to transfer data to and from the NAND Flash Device<sup>3</sup>.

#### 9.1.4. Poll for Media Stage

At this point the NAND PID should be polled for the detection of media. Depending on whether the file system is to be accessed or whether direct access is required, this stage is done in one or two parts.

The first part is to send the ADI\_PID\_CMD\_POLL\_MEDIA\_CHANGE command which results in a callback with the ADI\_FSS\_EVENT\_MEDIA\_INSERTED event. This event is sent to the callback function specified in the open stage - via the deferred callback manager if also specified in the open stage - or it can be sent directly to the same or a different callback function by passing the required function address with the ADI\_PID\_CMD\_SET\_DIRECT\_CALLBACK command. It is imperative to do the latter if the second part of this stage is to be performed from within the callback function. For both usage scenarios involving the FSS this is done internally by the FSS.

This callback uses the following arguments:

- The address of a location containing the NAND PID device handle.
- o The adi fss event media inserted event.
- O The address of a u32 variable. The contents of this variable are set by the NAND PID to the Device Number of the device on the chain for which media is detected, if appropriate. The callback function should set this variable to an appropriate result code, either ADI FSS RESULT FAILED or

Page: 27 of 30

<sup>&</sup>lt;sup>3</sup> On deactivation the NAND PID should be left in a state such that other drivers (for example, the SDH PID) can make use of the DMA channel. However, at present this is not the case and the NAND PID needs to be closed before the SDH PID can be configured.

ADI\_FSS\_RESULT\_SUCCESS, the latter value indicating the detected media has been dealt with accordingly.

The second part of this stage is dependent on whether the media has been formatted with a file system. This is often only relevant when used in association with the FSS and as such is done internally. The detection of a formatted partition (called volume) on the NFD is performed by sending the

ADI\_PID\_CMD\_DETECT\_VOLUMES command to the NAND PID. If a volume is detected the callback function is invoked with the following arguments

- o The address of a location containing the the NAND PID device handle.
- o The adi fss event volume detected event.
- o The address of an ADI FSS VOLUME DEF structure detailing the volume found.

### 9.2. Assigning the NAND PID Permanently to the FSS

Having described in detail each of the stages involved, we can turn to the business of how these stages are performed in relation to each of the usage scenarios. In particular we emphasize here the responsibilities of the application developer.

The simplest of these scenarios is the exclusive use of the NAND PID by the FSS. Section 2.2 detailed what is required by the application to assign the NAND PID to the FSS with its default settings. In this section we will show what is required to alter these defaults. Examples of when this may be applicable are if a different NAND Flash Device is to be used; or a different reserved area size is required.

In these cases a separate instance of the ADI\_FSS\_DEVICE\_DEF structure must be defined (Section 7.3). If the same name of default ADI\_FSS\_DEVICE\_DEF structure is used it is important to ensure that the ADI NAND DEFAULT DEF\_ macro is undefined ahead of the NAND PID header include statement.

This structure will require the address of the NAND PID entry point structure, ADI\_NAND\_EntryPoint (Section 7.1), and the address of a configuration table made up of command-value pairs (Section 7.2). The entry point structure and a default configuration table are defined in the NAND PID header file, <drivers/pid/nand/adi\_nand.h>. An example configuration table and definition structure could be:

Please note that the reserved size must always be the same as that used for formatting; the default value is 10 blocks. Please also note that the FSS will endeavor to apply the specified default mount point drive letter to this device. If a default drive letter is not required this value can be set to NULL. If the requested letter is not available at any stage then the FSS will assign the next available drive letter, starting from "c".

Once the ADI\_FSS\_DEVICE\_DEF structure is defined it is simply assigned to the FSS with the following command-value pair added to the FSS configuration table passed to adi\_fss\_Init():

Page: 28 of 30

```
{ ADI FSS CMD ADD DRIVER, (void*)&ADI NAND Def },
```

The FSS will then perform of all the stages of device initialization as described above in Section 9.1.

### 9.3. Registering the NAND PID with the File System Service

If the NAND PID is intended to be used temporarily in an application or it is required to switch between the FSS and the USB MSD, then a different procedure is required to register it with the FSS. This approach requires the application developer to manage the *open* and *configuration* stages of the device initialization, leaving the activation and media polling stages to the FSS. Once configured the NAND PID can be registered with the FSS at any time after a the call to <code>adi\_fss\_Init()</code> using either the <code>adi\_fss\_RegisterDevice()</code> function, .e.g:

```
adi_fss_RegisterDevice( &ADI_NAND_Def, <poll-flag> );
```

Alternatively, registration can be effected by passing the following command value pair to the driver via adi dev Control():

```
{ ADI FSS CMD REGISTER DEVICE, (void*) & ADI NAND Def },
```

The <poll-flag> argument in the adi\_fss\_RegisterDevice() function is used to determine whether the NAND PID is to be polled for media immediately upon registration. A value of true will effect the immediate polling and a value of false is synonymous with the usage of the command value pair.

The information used in the default ADI\_FSS\_DEVICE\_DEF structure can be utilized for the opening of the device (see Section 9.1.1), and the default configuration table can be used to configure the device.

Please note that in the configuration stage you must assign the address of an ADI\_NFD\_INFO\_TABLE structure (Section 7.3) using the ADI\_NAND\_CMD\_SET\_NFD\_INFO command.

# 9.4. Registering the NAND PID with the USB Mass Storage Class Driver

When the NAND PID is to be used as a USB mass storage device, the same stages apply as for when it is registered with the FSS. However, in this case a call to the USB mass storage class driver is made instead; the NAND PID device handle is sent to the class driver via a call to adi\_dev\_Control() with the ADI\_USB\_MSD\_CMD\_REGISTER\_FSSPID command:

```
{ ADI USB MSD CMD REGISTER FSSPID, (void*) *) ADI NAND Def.DeviceHandle },
```

The above command should be used ahead of the ADI USB MSD CMD SCSI INIT command.

#### 9.5. Initialization when used standalone

The final usage scenario is where the NAND PID is to be used outside the context of the FSS or the USB mass storage class driver. In this case, all of the initialization stages with the exception of the volume detection part of the *Poll for Media* stage must be performed by the application developer.

A callback function will have to be defined to handle the following events. In all these events the first argument in the callback is the address of a location containing the NAND PID Device Handle, the Event will be one of the following and the third argument is interpreted as required, and detailed below.

- 1 **ADI\_FSS\_EVENT\_MEDIA\_INSERTED.** The third argument is the address of a location containing the device number (0) of the device for which media is detected. On return it must contain a result code, indicating whether the callback has been handled successfully.
- 2 **ADI\_FSS\_EVENT\_MEDIA\_REMOVED.** The third argument has no meaning in this event. The action to take will depend on the purpose of the application.

Page: 29 of 30

- ADI\_FSS\_EVENT\_VOLUME\_DETECTED. The third argument is the address of an ADI\_FSS\_VOLUME\_DEF structure defining the volume. Please refer to Section 7.5 for details about the definition and assignment of this structure. The action to take will depend on the purpose of the application.
- 4 ADI\_DEV\_EVENT\_BUFFER\_PROCESSED. This is the host transfer completion event. Please refer to Section 8 for further details.
  - Further action may be required dependent on the application. For instance if the pNext field of the buffer is non-zero, and the SectorCount value of the LBA request of the next subbuffer is non-zero then action may be required to queue the next LBA request with the PID, as is the case when used within the FSS framework. Please refer to Section 8 for further details.
- 5 ADI\_PID\_EVENT\_DEVICE\_INTERRUPT. This is the device transfer completion event. This is treated identically to the ADI\_DEV\_EVENT\_BUFFER\_PROCESSED event, as detailed in the previous point.

An example of standalone use can be observed in the so-called Raw PID access functions detailed in the following module in the VisualDSP++ 5.0 installation:

```
Blackfin\lib\src\drivers\pid\adi rawpid.c
```

# 10. Preparing the NAND Flash for use with the FTL

Before the NAND PID can be successfully registered with the FSS or the USB Mass Storage Device (MSD) class driver, it is necessary for the FTL to prepare the NFD for its use and to format the NFD as a FAT 16 or FAT 32 partition. Space can be reserved at the beginning of the NFD for non FTL use, for example to provide space for boot code to reside. This is specified using the ADI\_NAND\_CMD\_SET\_RESERVED\_SIZE (Section 6.4.3) command, as described in the preceding section; the default value is 10 blocks.

Preparation of the NFD is achieved by initializing the NAND PID for standalone use. The last command in the *configuration* stage must be ADI NAND CMD PREPARE NFD FOR FTL, e.g.:

Preparation is performed on receipt of the ADI\_PID\_CMD\_MEDIA\_ACTIVATE command. Upon successful activation the NFD is now ready to be formatted with the file system of your choice. A FAT 16/32 partition is recommended since the NFD can then be readily accessed from a Host PC via the USB Mass Storage Device class driver.

Example applications are provided with VisualDSP++ 5.0 Update 4 and above to prepare and format the NFD available on each appropriate EZ-KIT, and are located in the <code>Services\File System\NAND\NandFormat</code> folder under the Examples for each EZ-KIT. The default reserved area of 10 blocks is used by these applications, but can be adjusted as described above.

Page: 30 of 30