System Verilog FAQs

Vikas Dhiman

November 30, 2022

Question 1. Can you give us a template for all modules?

There is no general template, but the following template will work for all **Synchronous Sequential** modules that do not call any other module.

```
// module keyword starts a module definition.
    module module_named_foo(
2
        // Every module should have a single bit clock and single bit reset signal
        input wire [0:0] clock,
        input wire [0:0] reset,
5
        // All inputs to the module are declared as wires
6
        input wire [bits1:0] input_1,
        input wire [bits2:0] input_2,
        // All outputs from the module are declared as regs
        output reg [bits3:0] output_1,
11
        output reg [bits4:0] output_2
12
    );
13
    // Every synchronous module will need some states
14
    // States are always declared as registers
15
    reg [bit5:0] state_1;
16
17
    reg [bit6:0] state_2;
18
19
    // We have the choice of writing procedural code or structural code. Here we
20
    // use procedural block. I will separate the procedural code into a
21
    // register block and two combinational logic blocks
22
23
    24
    // First block: Register block
25
    26
    // Create some intermediate states
27
    // These intermediate states could have been wires if we were using assign
28
    // statement to create the combinational block. assign statement is easy to
29
    // write only for very simple circuits like slowclock. For the rest, we use
30
    // procedural code and reg for intermediate variables.
31
    reg [bit5:0] next_state_1;
32
    reg [bit6:0] next_state_2;
33
34
    // Always block that triggers only on the posedge of clock and posedge of
35
    // reset signal.
    // always_ff is same as always, but it ensures that a flip-flop circuit is
37
    // synthesized.
38
    always_ff @(posedge clock or posedge reset) begin
39
      if (reset) begin
40
        // This is the initialization block. You can assign initial values to your
41
        // state here
        state_1 <= 0;
```

```
state_2 <= 0;
44
45
        . . .
        // Using the non-blocking assign ''<='', in register block is recommended
46
      end else begin
47
        // At the rising edge next state is copied to current state
        state_1 <= next_state_1;
49
        state_2 <= next_state_2;</pre>
50
51
      end
52
    end
53
    55
    // Second block: converts from current state and input to next state
56
    57
    // 1. Most of the logic of your state machine goes here
58
    // 2. Note that combinational logic always block does not trigger on posedge
59
          clock instead it triggers on any change in input.
60
    // 3. You can also use always_comb instead of always @(*) which will ensure that
61
          a combinational logic is synthesized.
62
    // 4. Only next_state must be on the left hand side.
63
    always @(*) begin
64
       if (/*some conditions on states and inputs */) begin
65
          next_state_1 = //some expression of states and inputs;
66
          next_state_2 = //some expression of states and inputs;
67
68
          // Using the blocking assign ''=', in combinational block is recommended
69
       end else if (/*more conditions on states and inputs */) begin
70
         next_state_1 = // some expression of states and inputs;
71
         next_state_2 = // some expression of states and inputs;
72
         . . .
73
       end else begin
74
         next_state_1 = // some expression of state and inputs;
75
         next_state_2 = // some expression of state and inputs;
76
77
       end
78
    end
79
80
    81
    // Third block: converts from current state and input to output (Mealy)
82
    83
    always @(*) begin
84
        if (/* condition on states and inputs */) begin
85
           output_1 = // some expression of states and inputs
86
           output_2 = // some expression of states and inputs
        end else if (/* condition on states and inputs */) begin
89
          output_1 = // some expression of states and inputs
90
          output_2 = // some expression of states and inputs
91
92
        end else begin
93
          output_1 = // some expression of states and inputs
94
          output_2 = // some expression of states and inputs
95
          . . .
96
        end
97
    end
98
    endmodule
```

Question 2. Can I combine the register block and the two combinational block into a single always block?

Yes, you can. Not recommended, but it works. Most students are doing everything in a single always block. It does not mean that you should. Remember, you want to generate a circuit from this HDL code. It is helpful for your understanding to write HDL code that corresponds to circuit blocks. You should periodically check the RTL diagram in the Netlist viewer.

```
// module keyword starts a module definition.
     module module_named_foo(
2
         // Every module should have a single bit clock and single bit reset signal
3
         input wire [0:0] clock,
         input wire [0:0] reset,
5
         // All inputs to the module are declared as wires
6
         input wire [bits1:0] input_1,
         input wire [bits2:0] input_2,
         // All outputs from the module are declared as regs
10
         output reg [bits3:0] output_1,
11
         output reg [bits4:0] output_2,
12
     );
13
     // Every synchronous module will need some states
14
     // States are always declared as registers
15
     reg [bit5:0] state_1;
16
     reg [bit6:0] state_2;
17
18
19
     // Always block that triggers only on the posedge of clock and posedge of
20
     // reset signal.
21
     // ''always_ff'' is same as ''always'', but it ensures that a flip-flop circuit is
22
     // synthesized.
23
     always_ff @(posedge clock or posedge reset) begin
24
       if (reset) begin
25
         // This is the initialization block. You can assign initial values to your
26
27
         // state here
         state_1 <= 0;
         state_2 <= 0;
29
30
         // Using the non-blocking assign ''<='', in register block is recommended
31
       end else if (/*some condition on states and inputs */)begin
32
         // At the rising edge next state is copied to current state
33
         state_1 <= /* some expression of states and inputs */;</pre>
34
         state_2 <= /* some expression of states and inputs */;</pre>
36
         output_1 <= /* some expression of states and inputs */;</pre>
37
         output_2 <= /* some expression of states and inputs */;</pre>
38
39
       end
40
     end
41
```

Question 3. How to connect multiple modules in the top level module?

Please refer to Lab 7 for details of instantiating modules. There is confusion about whether reg can connect to wires or not. reg CAN connect to wires and vice versa.

```
module module_top(input wire CLOCK_50,
input wire [2:0] BUTTON,
...);

// You can use wire and assign for simple combinational circuits.
// One a wire is assigned it cannot be assigned anything else.
wire reset;
```

```
assign reset = BUTTON[1];
8
9
         // You can use wire to take the connect the output of one module to another.
10
         wire CLOCK_10;
11
         slowclock instance1_of_slowclock(CLOCK_50,
12
        reset,
13
        CLOCK_10);
14
15
        // Here wire CLOCK_10 connects the output of slowclock to the input of
16
         // foo
17
        module_named_foo instance1_of_foo( CLOCK_10,
18
19
                                                reset,
20
                                                ...);
21
22
     endmodule
23
```

Question 4. When to use register reg vs wire wire?

Please refer back to Lab 6, when we learned about Verilog Procedural Operators. This is a quote from Lab 6 manual: "Another important aspect of the procedural always blocks is you would use registers on the left hand side of equations inside an always block. You would not use wires on the left hand side." In general, the following rules can help:

- 1. Inputs of a module inside the module are wire. They are declared such even when the keyward wire is ommitted.
- 2. Outputs of a module inside the module are reg. They are declared such even when reg is ommitted.
- 3. Different modules are typically connected through a wire.
- 4. Only use assign with a wire on the left hand side. You CANNOT assign a wire more than one time.
- 5. When a symbol is on the left hand side of a equation inside the always block, it must be a reg.
- 6. reg are more general than wire. When in doubt use a reg.

Question 5. When to use continuous assign assign vs non-blocking assign "<=" vs blocking assign "="?

The textbook has a very nice explanation of this usage in Section 4.5.4. I have reproduced the summary block here. In general, Chapter 4 is a useful read if you are still struggling with System Verilog programming.

Question 6. What's the deal with initial block?

You should only use initial block for simulation. It is a non-synthesizable block, so it will not be converted into a circuit. Instead, use a reset signal and an if (reset) block to initialize your states.

SystemVerilog

Use always_ff @(posedge clk) and nonblocking assignments to model synchronous sequential logic.

```
always_ff@(posedge clk)
begin
  n1 <= d; // nonblocking
  q <= n1; // nonblocking
end</pre>
```

Use continuous assignments to model simple combinational logic.

```
assign y = s ? d1 : d0;
```

 Use always_comb and blocking assignments to model more complicated combinational logic where the always statement is helpful.

```
always_comb
begin
  p = a ^ b: // blocking
  g = a & b: // blocking
  s = p ^ cin;
  cout = g | (p & cin);
end
```

 Do not make assignments to the same signal in more than one always statement or continuous assignment statement.