```
module seqdetector_top(
 1
 2
     input clock,
 3
   input reset,
 4
     input X,
 5
     output reg Z
 6
     );
 7
 8
     reg [2:0] state;
 9
     reg [2:0] next_state;
10
11
     // Define states as constants
     parameter [2:0]
12
13
     S0 = 3'b000,
     S1 = 3'b001,
14
15
     S2 = 3'b010,
    S3 = 3'b011,
16
17
   S4 = 3'b100,
18
   S5 = 3'b101,
19
     S6 = 3'b110;
20
21
22
     // Register Block
23
     always_ff @(posedge clock or posedge reset) begin
24
        if (reset)
25
           state <= S0;
26
        else
27
           state <= next_state;</pre>
28
     end
29
     // Next state block
30
31
     always_comb begin
32
        // case statement is like if else but the condition is on a single variable
33
        case (state)
34
           S0:
35
               next_state <= X ? S0 : S1;</pre>
36
           S1:
37
              next_state <= X ? S0 : S2;</pre>
38
           S2:
39
              next_state <= X ? S4 : S3;</pre>
40
41
              next_state <= X ? S5 : S3;</pre>
42
           S4:
43
               next_state <= X ? S0 : S6;</pre>
44
45
               next_state <= X ? S0 : S6;</pre>
46
           S6:
47
               next_state <= X ? S0 : S2;</pre>
48
        endcase
49
     end
50
51
     // Output block (Moore)
52
     always_comb begin
53
       case (state)
54
           S5: Z = 1'b1;
           S6: Z = 1'b1;
55
56
           default: Z= 1'b0;
57
        endcase
58
     end
59
     endmodule
60
```