Homework 6

Max marks: 50 marks

Due on Oct 25th, 2021, 9 AM, before class.

Problem 1 Show how the function $f(w_1, w_2, w_3) = \sum m(0, 2, 3, 4, 5, 7)$ can be implemented using a 3-to-8 binary decoder and an OR gate. [1, Prob 4.1] (10 marks)

Problem 2 Consider the function $f = w_2w_3 + w_1w_2$. Derive a circuit for f that uses a 2-to-1 multiplexer. [1, Prob 4.4](10 marks)

Problem 3 Figure 1 shows the notation for a BCD to 7-segment display and Table 1 shows the corresponding truth table. The inputs corresponding to the missing rows in the truth table should be considered as don't care.

- 1. implement segment "a" using an 8:1 mux and no other logic gate, (10 marks)
- 2. implement segment "a" using a 4:1 mux and one other gate, (10 marks)
- 3. implement segment "f" with 4:1 mux and no other logic gate. (10 marks)

	а	\vdash		a	
w_0 w_1	<i>b</i> <i>c</i>		f	Γ	b
w ₂ w ₃	d e	E	е	g	с
,	f g			d	•

Figure 1: Seven segment display and BCD-to-7-segment display converter. When a=1 the corresponding segment of the display lights up. To display the number 8, you will turn on all the seven segments, while to display 1, you will turn on b=1, c=1 and turn off =0 the rest. The full truth-table for the seven-segment display is shown in Table 1.

Row	w_3	w_2	w_1	w_0	a	b	с	d	е	f	g
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	1	0	1	1

Table 1: Truth table for BCD to seven-segment display as shown in Figure 1. The missing combinations of inputs should be considered as dont care.

References

[1] S. Brown and Z. Vranesic. Fundamentals of Digital Logic with Verilog Design: Third Edition. McGraw-Hill Higher Education, 2013.