

ECE275 Practice problems for Midterm 2 Fall 2022

Instructor: Vikas Dhiman (vikas.dhiman@maine.edu)

October 30, 2022

Student Name:

Student Email:

1 Instructions

- Time allowed is ∞ minutes.
- In order to minimize distraction to your fellow students, you may not leave during the last 10 minutes of the examination.
- The examination is closed-book. One 8×11 in two-sided cheatsheet is allowed.
- Non-programmable calculators are permitted.
- The maximum number of marks is 160, as indicated; the midterm examination amounts 10% toward the final grade.
- Please use a pen or heavy pencil to ensure legibility. Colored pens/pencils are recommended for K-map grouping.
- Please show your work; where appropriate, marks will be awarded for proper and well-reasoned explanations.
- Please submit the solutions as a homework on Monday, Nov 7 before class. Submit in paper and a copy to brightspace.


Problem 1. The following prime implicant table is for a four variable function $f(A, B, C, D)$. Give the algebraic expression of each of the essential prime implicants. Find the minimal sum of products expression for f by PI table reduction. (10 marks)

minterms \ PIs:	$\bar{B}D$	$\bar{B}C$	CD	AD
2		×		
3	×	×	×	
7			×	
9	×			×
11	×	×	×	×
13				×

Problem 3. (a) For $V_{IH} = 4$ V, $V_{OH} = 4.5$ V, $V_{IL} = 1$ V, $V_{OL} = 0.3$ V, and $V_{DD} = 5$ V, calculate the noise margins NM_H and NM_L (5 marks).
(b) Draw an eight-input NAND gate built using NMOS technology and pull-up resistor (5 marks).
(c) In the above circuit, if the voltage drop across each transistor is 0.1 V, what is V_{OL} ? What is the corresponding NM_L using the other parameters from part (a) (10 marks).


Problem 4. *What is the difference between positive logic and negative logic? Design a CMOS complex gate for $f = x_1\bar{x}_2 + \bar{x}_1x_2$ under negative logic (10 marks).*

Problem 5. Find the propagation delay and contamination delay of the following circuit (5 marks):




Problem 6. *Describe how tri-state and open-collector outputs are different from totem-pole outputs using NMOS NOR gate as an example (10 marks).*


Problem 7. Assume that the inverter in the given circuit has a propagation delay of 5 ns and the AND gate has a propagation delay of 10 ns. Draw a timing diagram for the circuit showing X, Y, and Z. Assume that X is initially 0, Y is initially 1, after 10 ns X becomes 1 for 80 ns, and then X is 0 again. (20 marks)




Problem 8. A latch can be constructed from an OR gate, an AND gate, and an inverter connected as follows:



1. What restriction must be placed on R and H so that P will always equal Q (under steady-state conditions) (10 marks)?
2. Construct a characteristic (next-state) table and derive the corresponding characteristic equation for the latch (5 marks).
3. Complete the following timing diagram for the latch (10 marks)





$$Q^+ = R + G$$

$$G^+ = Q \cdot H$$

$$P^+ = \bar{G}^+$$

$$Q^+ = Q(t + t_{pd})$$

$$G^+ = G(t + t_{pa})$$

$$P^+ = P(t + t_{pd})$$

(next) State table

Characteristic table

next state

inputs		state		next state		P^+
R	H	$Q(t)$	$G(t)$	Q^+	G^+	
0	0	0	0	0	0	1
1	0	0	1	1	0	1
2	0	0	0	0	0	1
3	0	0	1	1	0	1
4	0	1	0	0	0	1
5	0	1	1	1	0	1
6	0	1	0	0	1	0
7	0	1	1	1	1	0
8	1	0	0	1	0	1
9	1	0	1	1	0	1
10	1	0	1	1	0	1
11	1	0	0	0	0	1
12	1	1	0	1	0	1
13	1	1	1	1	0	1
14	1	1	0	1	1	0
15	1	1	1	1	1	0

next state
= state
⇒ state is steady state

Steady state where $P = Q$

$$R = 1$$

$$H = 0$$

Problem 9. *Design a 4-bit BCD counter that counts from 0000, to 1001 and then loops back to 0000 (20 marks). (Yet to be covered in class).*

1. *Draw its state transition diagram and table*
2. *Design the circuit using a D flip-flop.*

Problem 10. *Design a 3-bit modulo 8 Gray counter that counts from 000, to 111 and then loops back to 0000. (A modulo N counter counts from 0 to $N-1$) (20 marks). (Yet to be covered in class).*

1. *Draw its state transition diagram and table*
2. *Design the circuit using a D flip-flop.*