

# System Verilog FAQs

Vikas Dhiman

November 30, 2022

## Question 1. Can you give us a template for all modules?

There is no general template, but the following template will work for all **Synchronous Sequential** modules that do not call any other module.

```
1 // module keyword starts a module definition.
2 module module_named_foo(
3     // Every module should have a single bit clock and single bit reset signal
4     input wire [0:0] clock,
5     input wire [0:0] reset,
6     // All inputs to the module are declared as wires
7     input wire [bits1:0] input_1,
8     input wire [bits2:0] input_2,
9     ...
10    // All outputs from the module are declared as regs
11    output reg [bits3:0] output_1,
12    output reg [bits4:0] output_2,
13);
14 // Every synchronous module will need some states
15 // States are always declared as registers
16 reg [bit5:0] state_1;
17 reg [bit6:0] state_2;
18 ...
19
20 // We have the choice of writing procedural code or structural code. Here we
21 // use procedural block. I will separate the procedural code into a
22 // register block and two combinational logic blocks
23
24 ////////////////////////////////////////////////////////////////////
25 // First block: Register block
26 ////////////////////////////////////////////////////////////////////
27 // Create some intermediate states
28 // These intermediate states could have been wires if we were using assign
29 // statement to create the combinational block. assign statement is easy to
30 // write only for very simple circuits like slowclock. For the rest, we use
31 // procedural code and reg for intermediate variables.
32 reg [bit5:0] next_state_1;
33 reg [bit6:0] next_state_2;
34 ...
35 // Always block that triggers only on the posedge of clock and posedge of
36 // reset signal.
37 // always_ff is same as always, but it ensures that a flip-flop circuit is
38 // synthesized.
39 always_ff @(posedge clock or posedge reset) begin
40     if (reset) begin
41         // This is the initialization block. You can assign initial values to your
42         // state here
43         state_1 <= 0;
44         state_2 <= 0;
45         ...
46         // Using the non-blocking assign '<=' in register block is recommended
47     end else begin
48         // At the rising edge next state is copied to current state
49         state_1 <= next_state_1;
50         state_2 <= next_state_2;
51         ...
52     end
53 end
54
55 ////////////////////////////////////////////////////////////////////
56 // Second block: converts from current state and input to next state
57 ////////////////////////////////////////////////////////////////////
58 // 1. Most of the logic of your state machine goes here
59 // 2. Note that combinational logic always block does not trigger on posedge
60 //    clock instead it triggers on any change in input.
61 // 3. You can also use always_comb instead of always @(*) which will ensure that
62 //    a combinational logic is synthesized.
63 // 4. Only next_state must be on the left hand side.
64 always @(*) begin
65     if (/*some conditions on states and inputs */) begin
66         next_state_1 = //some expression of states and inputs;
67         next_state_2 = //some expression of states and inputs;
68         ...
69         // Using the blocking assign '=' in combinational block is recommended
70     end else if (/*more conditions on states and inputs */) begin
71         next_state_1 = // some expression of states and inputs;
72         next_state_2 = // some expression of states and inputs;
73         ...
74     end else begin
75         next_state_1 = // some expression of state and inputs;
76         next_state_2 = // some expression of state and inputs;
77         ...
78     end
79 end
```

```

79 end
80
81 ////////////////////////////////////////////////////
82 // Third block: converts from current state and input to output (Mealy)
83 ////////////////////////////////////////////////////
84 always @(*) begin
85     if (/* condition on states and inputs */) begin
86         output_1 = // some expression of states and inputs
87         output_2 = // some expression of states and inputs
88         ...
89     end else if (/* condition on states and inputs */) begin
90         output_1 = // some expression of states and inputs
91         output_2 = // some expression of states and inputs
92         ...
93     end else begin
94         output_1 = // some expression of states and inputs
95         output_2 = // some expression of states and inputs
96         ...
97     end
98 end
99 endmodule

```

**Question 2.** *Can I combine the register block and the two combinational block into a single always block?*

Yes you can. That works. Most students are doing everything in a single always block. Remember, you want to generate a circuit from this HDL code. It is helpful for your understanding to write HDL code that corresponds to circuit blocks.

```

1 // module keyword starts a module definition.
2 module module_named_foo(
3     // Every module should have a single bit clock and single bit reset signal
4     input wire [0:0] clock,
5     input wire [0:0] reset,
6     // All inputs to the module are declared as wires
7     input wire [bits1:0] input_1,
8     input wire [bits2:0] input_2,
9     ...
10    // All outputs from the module are declared as regs
11    output reg [bits3:0] output_1,
12    output reg [bits4:0] output_2,
13);
14 // Every synchronous module will need some states
15 // States are always declared as registers
16 reg [bit5:0] state_1;
17 reg [bit6:0] state_2;
18 ...
19
20 // Always block that triggers only on the posedge of clock and posedge of
21 // reset signal.
22 // 'always_ff' is same as 'always', but it ensures that a flip-flop circuit is
23 // synthesized.
24 always_ff @(posedge clock or posedge reset) begin
25     if (reset) begin
26         // This is the initialization block. You can assign initial values to your
27         // state here
28         state_1 <= 0;
29         state_2 <= 0;
30         ...
31         // Using the non-blocking assign "<=" in register block is recommended
32     end else if (/*some condition on states and inputs */)begin
33         // At the rising edge next state is copied to current state
34         state_1 <= /* some expression of states and inputs */;
35         state_2 <= /* some expression of states and inputs */;
36         ...
37         output_1 <= /* some expression of states and inputs */;
38         output_2 <= /* some expression of states and inputs */;
39         ...
40     end
41 end

```

**Question 3.** *How to connect multiple modules in the top level module?*

Please refer to Lab 7 for details of instantiating modules. There is confusion about whether reg can connect to wires or not. reg CAN connect to wires and vice versa.

```

1 module module_top(input wire CLOCK_50,
2     input wire [2:0] BUTTON,
3     ...);
4
5     // You can use wire and assign for simple combinational circuits.
6     // One a wire is assigned it cannot be assigned anything else.
7     wire reset;
8     assign reset = BUTTON[1];
9
10    // You can use wire to take the connect the output of one module to another.
11    wire CLOCK_10;
12    slowclock instance1_of_slowclock(CLOCK_50,
13        reset,
14        CLOCK_10);
15
16    // Here wire CLOCK_10 connects the output of slowclock to the input of
17    // foo
18    module_named_foo instance1_of_foo( CLOCK_10,
19        reset,
20        ...
21        ...);
22
23 endmodule

```

#### Question 4. When to use register `reg` vs wire `wire`?

Please refer back to Lab 6, when we learned about Verilog Procedural Operators. This is a quote from Lab 6 manual: “Another important aspect of the procedural always blocks is you would use registers on the left hand side of equations inside an always block. You would not use wires on the left hand side.” In general, the following rules can help:

1. Inputs of a module inside the module are `wire`. They are declared such even when the keyword `wire` is omitted.
2. Outputs of a module inside the module are `reg`. They are declared such even when `reg` is omitted.
3. Different modules are typically connected through a `wire`.
4. Only use `assign` with a `wire` on the left hand side. You CANNOT `assign` a `wire` more than one time.
5. When a symbol is on the left hand side of a equation inside the always block, it must be a `reg`.
6. `reg` are more general than `wire`. When in doubt use a `reg`.

#### Question 5. When to use continuous assign `assign` vs non-blocking assign “`<=`” vs blocking assign “`=`”?

The textbook has a very nice explanation of this usage in Section 4.5.4. I have reproduced the summary block here. In general, Chapter 4 is will be a useful read if you are still struggling with System Verilog programming.

##### SystemVerilog

1. Use `always_ff` @(posedge `clk`) and nonblocking assignments to model synchronous sequential logic.

```
always_ff @(posedge clk)
begin
    n1 <= d; // nonblocking
    q <= n1; // nonblocking
end
```

2. Use continuous assignments to model simple combinational logic.

```
assign y = s ? d1 : d0;
```

3. Use `always_comb` and blocking assignments to model more complicated combinational logic where the `always` statement is helpful.

```
always_comb
begin
    p = a ^ b; // blocking
    g = a & b; // blocking
    s = p ^ cin;
    cout = g | (p & cin);
end
```

4. Do not make assignments to the same signal in more than one `always` statement or continuous assignment statement.

#### Question 6. What’s the deal with `initial` block?

You should only use `initial` block for simulation. It is a non-synthesizable block, so it will not be converted into a circuit. Instead, use a reset signal and an `if` (`reset`) block to initialize your states.