```
module seqdetector_top(
    1
                                                  logic/wore/seeg E So, 13 high mipredena
        input clock, Clock
input reset, Cycset
input X,
                                                          initial block Quartus
    5
        output reg Z
    6
    7
        (reg [2:0] state;)
    8
    9
        reg [2:0] next_state; = 
   10
   11
         // Define states as constants
         parameter [2:0]
                            3-bit cons
   12
         S0 = 3'b000',
   13
                               36101 = 31d5
decma
         S1 = 3'b001,
   14
        S2 = 3'b010,
   15
        S3 = 3'b011,
   16
   17
        S4 = 3'b100,
        S5 = 3 b 101, value =
         S6 = \frac{3!b110}{1};
   19
              3 bit: binary encod
   20
   21
   22
        // Register Block
   23
        always_ff @(posedge clock or posedge reset) begin
   2.4
            if (reset)
   25
               state <= S0;
               state <= next_state; // Q = >
   2.7
   28
         end
   29
   30
        // Next_state block
         always_comb begin
   31
            // case statement is like if else but the condition is on a single variable
   32
                                 non blocking
   34 4 state 50: D
                 next_state <= X ? S0 : S1;
   35
         state= s1:
૧ ૧૮૭૬૫
   37 \
                  next_state <= X ? S0 : S2;</pre>
   38
               S2:
   39
                  next_state <= X ? S4 : S3;</pre>
   40
               S3:
   41
                  next_state <= X ? S5 : S3;</pre>
   42
               S4:
                  next_state <= X ? S0 : S6;</pre>
   43
   45
                  next_state <= X ? S0 : S6;</pre>
               S6:
   46
   47
                  next_state <= X ? S0 : S2;</pre>
   48
            endcase
   49
         end
   50
         // Output block (Moore) Meally
   51
         always_comb begin
   52
   53
            case (state)
   54
               S5: Z = 1'b1;
               S6: Z = 1'b1;
   55
   56
               default: Z= 1'b0;
   57
            endcase
   58
         end
   59
        endmodule
   60
```