シシシ

100

Analog details behind the digital abstraction

Vikas Dhiman for ECE275

November 17, 2023


Some of the material is out of the textbook. Additional resources include Appendix B of Brown and Vranesic book, "Fundamentals of digital logic."

1 Objectives

- 1. Describe how tri-state and open-collector outputs are different from totem-pole outputs
- 2. Compute noise margin of one device driving the same time

Logic block Interconnection switches I/O block I/O block

FPGA [1, Section B.6.5]






Figure B.37 A three-input LUT. Look up table






Figure B.38 Inclusion of a flip-flop in an FPGA logic element.

Figure B.39 A section of a programmed FPGA.

Definition 1 (Random Access Memory (RAM)). Structure of a RAM is as follows:







A $2^m \times n$ SRAM block. Figure B.66

Definition 2 (Read Only Memory (ROM)). Structure of a ROM is as follows:

Decodor



3:8, 4:4









Figure B.72 A $2^m \times n$ read-only memory (ROM) block.

 $\mathbf{Example\ 1.}\ \mathit{Draw\ a\ Multiplexer\ using\ sum\ of\ products\ form.}$







Definition 4 (Ground Voltage
$$(V_{GND})$$
).

Definition 5 (Input high (V_{IH}) and Input Low (V_{IL}) of a gate).

Assume hositive logic Boolean 1

Definition 6 (Output high
$$(V_{OH})$$
 and Output low (V_{OL}) of gate).

John boolean output 1, $V_{OH} \leq V \leq V_{CC}$

John is The Lowert acceptable output voltage for boolean 1

Pos log (C) Neg Log (C) Neg Log (C) Vano

Vano

Vano

Vano

Vano

Definition 8 (Noise margins $(NM_L \text{ and } NM_H)$ of a channel).

Example 2.

If $V_{DD} = 5V$, $V_{IL} = 1.35V$, $V_{IH} = 3.15V$, $V_{OL} = 0.33V$ and $V_{OH} = 3.84V$ for both the "inverters", then what are the low and high noise margins? Can the circuit tolerate 1V of noise at the channel?


$$NM_{H} = 0.69 = V_{014} - V_{IH} = 3.89 - 3.15$$

 $NM_{L} = 1.02 = V_{IH} - V_{IL}^{5}$

4 Semiconductors and Doping


Not in syllabus but good to know

| | Elements recognized as metalloids V•T•E | | | | | | | | | |
|--|---|-----------|------------|-----------|----------|--|--|--|--|--|
| | 13 | 14 | 15 | 16 | 17 | | | | | |
| 2 | В | С | N | 0 | F | | | | | |
| | Boron | Carbon | Nitrogen | Oxygen | Fluorine | | | | | |
| 3 | Al | (ST) | Р | S | Cl | | | | | |
| | Aluminium | Silicon | Phosphorus | Sulfur | Chlorine | | | | | |
| 4 | Ga | Ge | As | Se | Br | | | | | |
| | Gallium | Germanium | Arsenic | Selenium | Bromine | | | | | |
| 5 | In | Sn | Sb | Te | - 1 | | | | | |
| | Indium | Tin | Antimony | Tellurium | Iodine | | | | | |
| 6 | TI | Pb | Bi | Ро | At | | | | | |
| ľ | Thallium | Lead | Bismuth | Polonium | Astatine | | | | | |
| | Commonly recognized (86–99%): B, Si, Ge, As, Sb, Te Irregularly recognized (40–49%): Po, At Less commonly recognized (24%): Se Rarely recognized (8–10%): C, Al (All other elements cited in less than 6% of sources) Arbitrary metal-nonmetal dividing line: between | | | | | | | | | |
| Be and B, Al and Si, Ge and As, Sb and Te, Po and At | | | | | | | | | | |
| _ | | | | | | | | | | |





5 MOSFET: Metal Oxide Field Effect Transistors

Not in syllabus but good to know



6 DC Transfer characteristic





(b) PMOS transistor

Open switch


when $V_G = V_{DD}$

Example 3. Draw a NOT gate using nMOS transistors.

 $V_D=V_{DD}$


Closed switch

when $V_G = 0 \text{ V}$




Example 9. Draw a three input NOR using CMOS.

Example 10. Draw a two input AND gate using CMOS.




6.1 Gates with floating output



Definition 10 (Transmission gate). Draw a schematic of transmission gate and truth table for transmission gate. What is its commonly used symbol?

Definition 11 (Tristate buffer). What is tristate buffer? Draw it's symbol and truth table? Where is it used?

Example 11. Draw a Multiplexer using transmission gates.



7 Verilog truth tables

Table 11-11—Bitwise binary AND operator Table 11-12—Bitwise binary OR operator

| & | 0 | 1 | x | z |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | х | х |
| x | 0 | x | x | х |
| z | 0 | х | x | х |

| | 0 | 1 | х | z |
|---|---|---|---|---|
| 0 | 0 | 1 | х | х |
| 1 | 1 | 1 | 1 | 1 |
| x | х | 1 | х | х |
| z | x | 1 | x | x |

References

[1] Brown Stephen and Vranesic Zvonko. Fundamentals of digital Logic with Verilog design. McGraw Hill, 2022.