
Problem Z

Example X, O O I I I O I

X, O I O I O I Z, O 1 1 1 0 0 1 Zz O 0 0 0 0 1 1 0

PS	NS	1	Outhuts (2, Zz)					
•	$X_1 X_0 = 00$ O1 (0	[1	XX=00	0 1 10 11				
50	S1 S2 S3	54	00	00 00 00				
Sı	S1 S2 S3	54	00	10 10 10				
S	Sa Sz Sz	Sh	0 (00 10 10				
53	S, Sz S3	5	7 01	01 00 10				
Sy	S_1 S_2 S	3 5	\\ 0 \	01 01 00				
	'		1					



Problem 4. 1. Use the guideline method (Highest priority and Medium priority only) to determine a suitable state assignment for the state table (20 marks).

X = 0

2. Realize the least significant bit of the encoding table using J-K flip-flops (30 marks).

2. Icca	uze one ee	ioc ocyrcij	ecare	ou of the che
Prese	ent State	Next S	tate	Output (Z)
		X = 0	1	
	A	A	\widehat{B}	1 ~
	B	C	B .	0
	C	F	G	$_{1}$
	D	C	A	0
	E	B	G	$_{1}$ \vee
	F	F	B	1 /
	G	C	F	0

Hishest priority

(A)

(B)

Medium prior to

B

Lowest phronty

AQ i/j BO ij

A 1 0 1 B 0 0 0

FIOD


6010


(B,D,G) (C,F) (C,E) (A,F)
leads F
to C when


(A,B), (C,E) (E,G), (C)A) (B,G)
(F,B), (C,F)

State map

0,2				
70	2016	24	-6/ /=	7
<u> </u>		2		<u></u> 5
	D (<u> </u>	,









Problem 5. A 4:2 priority encoder takes 4 inputs y_0, y_1, y_2, y_3 and has three outputs, w_1, w_0 and IST. Find boolean expressions for w_1 and w_0 using K-maps for the priority encoder. The priority encoder truth table is given for reference ("*" indicates all possible input combinations and "d" indicates don't care output). (10 marks)

	In p	vuts	Outputs				
y_0	y_1	y_2	y_3	w_1	w_0	IST	
0	0	0	0	d	d	0	
1	*	*	*	0	0	1	
0	1	*	*	θ	1	1	
0	0	1	#	\square	0	1	
0	0	0	1		1	1	






Problem 6

when ABL=00|

then FIF2F3F4= 1010

 $F_1 = 2 m(1, 3, 4, 5)$ $F_2 = 2 m(0, 4, 5, 7)$



Problem 7. The following prime implicant table is for a four variable function f(A, B, C, D). Give the algebraic expression of each of the essential prime implicants. Find the minimal sum of products expression for f by PI table reduction. (10 marks)

m:	interms \PIs:	$\bar{B}D$	$\bar{B}C$	CD	AD	EPI= SBC,
	2		4			AO.
	3 7	×	×	×		(03
	9	×		^\	×	Cys
	. 11	×	××	H×J	×	
	13		ブ	0	×	

Problem 8. Packages arrive at the stockroom and are delivered on carts to offices and laboratories by student employees. The carts and packages are various sizes and shapes. The students are paid according to the carts used. There are five carts and the pay for their use is

Cart C1: \$2 Cart C2: \$1 Cart C3: \$4 Cart C4: \$2 Cart C5: \$2

On a particular day, seven packages arrive, and they can be delivered using the five carts as follows:

C1 can be used for packages P1, P3, and P4.

C2 can be used for packages P2, P5, and P6.

C3 can be used for packages P1, P2, P5, P6, and P7.

C4 can be used for packages P3, P6, and P7.

C5 can be used for packages P2 and P4.

The stockroom manager wants the packages delivered at minimum cost. Using minimization techniques described in this class, present a systematic procedure for finding the minimum cost solution. (20 marks)

Ca Cx Packages X If Po is delivered, Package PI is delivered yf always be de were I C3 is used, Package PZ is delivered 1) Wed C2 OR (3

All packages are delivered if the followork booken expression in true

= (ci+4) (cz+4 + cz+4) (ci+4) the following $(C_2+C_3)(C_3+C_4)$ = C1 C2 C4 Fost=5 C, occurs in most brackets and (1.6,=1, + (1 (3 cost=6 + CIC Cy cost = 8 + 4 6 6 6 6 5 $\cos t = 8$ + C3 C4 C5 Pick curts Cost=8 + (3 C2 C4 C5 Gand Coand Cy That covers all packages

Problem 9. (a) For $V_{IH} = 4$ V, $V_{OH} = 4.5$ V, $V_{IL} = 1$ V, $V_{OL} = 0.3$ V, and $V_{DD} = 5$ V, calculate the noise margins NM_H and NM_L (5 marks).

(b) Draw an eight-input NAND gate built using NMOS technology and pull-up resistor (5 marks).

(c) In the above circuit, if the voltage drop across each transistor is 0.1 V, what is V_{OL} ? What is the corresponding NM_L using the other parameters from part (a) (10 marks).

(a)
$$NM_{H} = V_{OH} - V_{IH} = 4.5 - 4 = 0.5V$$

 $NM_{L} = V_{IL} - V_{OL} = 1 - 0.3 = 0.7V$

4 V4 V6 V- V2 V3 V4 V6 V7

(0)

V_f=L

if and only if

all Vo, V, ..., V, are H

(c) Above arout a not given

Problem 10

Under positive logic, high voltage (H)

is treated as boolean 1

while low voltage is boolean 0

Under negative logic H = 0 L = 1 $f = \pi_1 \pi_2 + \pi_1 \pi_2$

$$f = 2l_1 a_2 + 2l_1 a_2$$

$$2l_1 a_2 + 2l_1 a_2$$

$$0 0 0 0 0$$

$$0 1 0 0$$

$$0 0 1 0$$

$$0 0 1 0$$

$$0 0 1 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0 0$$

$$0$$

Vn. Vnz Vf

H 1+ L

L L

L L

H

Positive logic

$$g = \sum_{i=1}^{n} m(6,3)$$
 = $\overline{\lambda}_{i}, \overline{\lambda}_{i} + \overline{\lambda}_{i}, \overline{\lambda}_{i}$


Designing f= 71,72+7,72 under negative logic


is some air designing g= \(\bar{z},\bar{z}+2\),\(\bar{z}\)
under +ve logic

Thus block design

Design for $g = \overline{x_1}\overline{x_2} + \overline{x_1}\overline{x_2}$ $= \overline{x_1}\overline{x_2} + \overline{x_1}\overline{x_2}$ \sqrt{f} $\sqrt{x_1} - || \sqrt{x_2} - || \sqrt{x_2}$

pMOS block design Design for $g = \pi, \bar{x}_2 + 7, \chi_2$





Tristati has 3 possible outputs 6 High, Low, high impedence Open collector has 2 possible outperts: High impedence and Low = b 2 possible outputs: High and low Totompole has Thistate NMOS NOR gate

OF

OF

OUTPUT enable L 1+ 1+ HL H H H

Open collector

VAILUBALE


VAVD VA LL L LH Z HL Z

Totem pole


VA 12 V3+12

VAVB H LLLHH HLHH (F) PZQ y R=1, H=0

Characteristic Equation




(3)





Problem 14. Figure 1 shows the notation for a BCD to 7-segment display and Table 1 shows the corresponding truth table. The inputs corresponding to the missing rows in the truth table should be considered as don't care.

- 1. implement segment "a" using an 8:1 mux and no other logic gate, (10 marks)
- implement segment "a" using a 4:1 mux and one other gate, (10 marks)
- 3. implement segment "f" with 4:1 mux and no other logic gate. Assume inputs are available in both uncomplemented and complemented form. (Hint: There are (${}^4C_2 = 6$) possible pairs of control inputs: (w_3, w_2) , (w_2, w_1) , (w_1, w_0) , (w_0, w_3) , (w_0, w_2) , (w_1, w_3) . There are 6 don't care conditions. With two control inputs of the multiplexer and one input, you can represent an expression with up to 4-SOP-terms of size three-literals or less. You might the arrive at the

Row	w_3	w_2	w_1	w_0	a	b	с	d	e	f	g
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	1	0	(1	d I







$$f = W_3 + W_0 W_1 + W_2 W_0 + W_2 W_1$$

Pick we and wo as the selection bits

$$T_0 = W_1$$

$$T_1 = W_3$$

$$T_2 = 1$$

$$T_3 = W_1$$

$$MUX$$

This uses no other logic gates

Not covered in Syllabus Problem 15 A gray country is one that changes only one but at a time Jaray code country $Q_{7}Q_{1}Q_{0}$ Q 2 Q, Q 5 Q2 Q1 Q0 Dz=Qt QzQ, $D_{z} = Q_{1} \overline{Q_{0}} + Q_{2} Q_{0}$ $Q_{\mathfrak{d}}$ 0 Qu.

