

MUX/DEC Sequential logic design

Vikas Dhiman for ECE275


December 1, 2023

1 Objectives

1. Design combinational circuits using multiplexers and decoders


2 Design combinational circuit using multiplexers [1, Section 2.8.1]

2.1 Review: 2to1 Multiplexer (MUX)



2.2 Wider multiplexers

Draw the symbol for a 4:1 MUX, an 8:1 MUX and a $2^N : 1$ MUX and write corresponding Boolean expressions.




$$m_5 \quad m_4$$

$$A\bar{B}C + A\bar{B}\bar{C}$$

uses 4:1 MUX + gate

Example 1. Design a circuit for $Y = A\bar{B} + \bar{B}\bar{C} + \bar{A}BC$ using a 8:1 MUX.





$$Y = A\bar{B} + \bar{B}\bar{C} + \bar{A}BC$$

$$m_0 \quad m_4$$

	A	B	C	Y
$Y = D_0$	0	0	0	1
$Y = D_1$	0	0	1	0
	0	1	0	0
	0	1	1	0
	1	0	0	1
	1	0	1	0
	1	1	0	0
$Y = D_7$	1	1	1	0



Remark 1. A $2^N : 1$ MUX can be used to program any N -input logic function.

Example 2. Design a circuit for $Y = A\bar{B} + \bar{B}\bar{C} + \bar{A}BC$ using a 4:1 MUX and NOT gates only.



Remark 2. A $2^{N-1} : 1$ MUX can be used to program any N -input logic function, if we use literals on the input side.


Example 3. Design a circuit for $Y = \bar{A}C + \bar{A}\bar{B} + B\bar{D}$ using a 8:1 MUX and NOT gates only. Also design using 4:1 MUX and other gates. fewest gates.




3 Encoders and Decoders

Example 4. Draw the symbol and the truth table for 2:4 decoder. Also write the logic expressions.

Example 5. Draw the symbol and the truth table for 3:8 decoder, 4:16 decoder and $N : 2^N$ decoder. Also write the logic expressions.





$$Y = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}C + A\bar{B}\bar{C}$$



$$Y = A\bar{B} + \bar{B}\bar{C} + \bar{A}BC$$

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0



$Y = D_0$ is selected

when $B = 0, C = 0$
when $\bar{B}\bar{C} = 1$

$B = 0, C = 1$
 $\bar{B}C = 1$

Example 6. *Design a circuit for a XOR gate using a 2:4 decoder and an OR gate.*

Example 7. *Design a circuit for $Y = A\bar{B} + \bar{B}\bar{C} + \bar{A}BC$ using a 3:8 decoder and an OR gate.*

3.1 (Priority) Encoders

Example 8. *Draw symbol and truth table for a 4:2 priority encoder.*

Example 9. *Draw symbol and truth table for a 8:3 priority encoder.*

References

- [1] Sarah L Harris and David Harris. *Digital design and computer architecture*. Morgan Kaufmann, 2022.