Analog details behind the digital abstraction

Vikas Dhiman for ECE275

May 9, 2024

Some of the material is out of the textbook. Additional resources include Appendix B of Brown and Vranesic book, "Fundamentals of digital logic."

1   Objectives

1. Describe how tri-state and open-collector outputs are different from totem-pole outputs

2. Compute noise margin of one device driving the same time

2   FPGA [1, Section B.6.5]

(a) General structure of an FPGA

**Figure B.37**   A three-input LUT.

**Figure B.38** Inclusion of a flip-flop in an FPGA logic element.

Figure B.39 A section of a programmed FPGA.

Definition 1 (Random Access Memory (RAM)). *Structure of a RAM is as follows:*

(a)

(b)

Figure 5.39 4 × 3 memory array: (a) symbol, (b) function

**Figure 5.40** 32 Kb array: depth = 2^{10} = 1024 words, width = 32 bits

Figure B.64 An SRAM cell.

2

**Figure B.66** A $2^m \times n$ SRAM block.

Definition 2 (Read Only Memory (ROM))**.** *Structure of a ROM is as follows:*

Figure B.72 A $2^m \times n$ read-only memory (ROM) block.

Example 1. *Draw a Multiplexer using sum of products form.*

3   Logic levels and Noise Margins

Definition 3 (Supply Voltage $(V_{DD}/V_{CC}/V_{SS})$).

Definition 4 (Ground Voltage (V_{GND})).

Definition 5 (Input high (V_{IH}) and Input Low (V_{IL}) of a gate).

Definition 6 (Output high (V_{OH}) and Output low (V_{OL}) of gate).

Definition 7 (Positive logic and Negative logic).

Definition 8 (Noise margins $(NM_L$ and $NM_H)$ of a channel).

Example 2.
If $V_{DD} = 5V$, $V_{IL} = 1.35V$, $V_{IH} = 3.15V$, $V_{OL} = 0.33V$ and $V_{OH} = 3.84V$ for both the "inverters", then what are the low and high noise margins? Can the circuit tolerate $1V$ of noise at the channel?

5

# 4 Semiconductors and Doping

Not in syllabus but good to know

Elements recognized as metalloids   V • T • E

	13	14	15	16	17
2	B Boron	C Carbon	N Nitrogen	O Oxygen	F Fluorine
3	Al Aluminium	Si Silicon	P Phosphorus	S Sulfur	Cl Chlorine
4	Ga Gallium	Ge Germanium	As Arsenic	Se Selenium	Br Bromine
5	In Indium	Sn Tin	Sb Antimony	Te Tellurium	I Iodine
6	Tl Thallium	Pb Lead	Bi Bismuth	Po Polonium	At Astatine

- Commonly recognized (86–99%): B, Si, Ge, As, Sb, Te
- Irregularly recognized (40–49%): Po, At
- Less commonly recognized (24%): Se
- Rarely recognized (8–10%): C, Al
- (All other elements cited in less than 6% of sources)
- Arbitrary metal-nonmetal dividing line: between

Be and B, Al and Si, Ge and As, Sb and Te, Po and At

Free electron   Free hole

(a)   (b)   (c)

5 MOSFET: Metal Oxide Field Effect Transistors

Not in syllabus but good to know

**(a)** nMOS   **(b)** pMOS

(a)   **(b)**

# 6 DC Transfer characteristic

(a) NMOS NOT gate   (b) $V_x = 5$ V

(a)

(b)

(a) NMOS transistor

(b) PMOS transistor

Example 3. *Draw a NOT gate using nMOS transistors.*

8

Example 4. *Draw a NOT gate using pMOS transistors.*

Remark 1. *nMOS transistors pass 0's well (output between 0 and $V_{DD} - V_t$). pMOS transistors pass 1's well (output between V_t and V_{DD}).*

Example 5. *Draw CMOS NOT Gate.*

**Example 6.** *Draw a two input CMOS NAND Gate*

Definition 9 (Negative logic)**.**

Example 7. *Analyze the above circuit under negative logic.*

Example 8. *Draw a three input NAND using CMOS.*

Example 9. *Draw a three input NOR using CMOS.*

Example 10. *Draw a two input AND gate using CMOS.*

6.1   Gates with floating output

Definition 10 (Transmission gate). *Draw a schematic of transmission gate and truth table for transmission gate. What is its commonly used symbol?*

Definition 11 (Tristate buffer). *What is tristate buffer? Draw it's symbol and truth table? Where is it used?*

Example 11. *Draw a Multiplexer using transmission gates.*

Example 12. *Draw a Multiplexer using tristate buffers.*

Definition 12 (Totem-pole)**.** *Draw a Push-pull (or Totem-pole) output NAND gate using CMOS. Can you connect this gate to a shared bus?*

Definition 13 (Tristate)**.** *Draw a Tristate output NAND gate using CMOS with an output enable (OE) input. Can you connect this gate to a shared bus?*

Definition 14 (Open-collector)**.** *Draw a open-collector output NAND gate. Can you connect this gate to a shared bus?*

7 Verilog truth tables

Table 11-11—Bitwise binary AND operator

&	0	1	x	z
0	0	0	0	0
1	0	1	x	x
x	0	x	x	x
z	0	x	x	x

Table 11-12—Bitwise binary OR operator

|	0	1	x	z
0	0	1	x	x
1	1	1	1	1
x	x	1	x	x
z	x	1	x	x

References

[1] Brown Stephen and Vranesic Zvonko. *Fundamentals of digital Logic with Verilog design.* McGraw Hill, 2022.