
MUX/DEC Sequential logic design

Vikas Dhiman for ECE275

December 1, 2023


1 Objectives

- 1. Design combinational circuits using multiplexers and decoders
- 2 Design combinational circuit using multiplexers [1, Section 2.8.1]
- 2.1 Review: 2to1 Multiplexer (MUX)




2.2 Wider multiplexers


Draw the symbol for a 4:1 MUX, and 8:1 MUX and a 2^N : 1 MUX and write corresponding Boolean




usms 4:1 MUX + sate


Example 1. Design a circuit for $Y = A\bar{B} + \bar{B}\bar{C} + \bar{A}BC$ using a 8:1 MUX.






Remark 1. A $2^N : 1$ MUX can be used to program any N-input logic function.









Remark 2. A $2^{N-1}:1$ MUX can be used to program any N-input logic function, if we use literals on the input side. 4 von


Also design using 4:1 MUX and other gates. fewest gates. CD





3 **Encoders and Decoders**

Example 4. Draw the symbol and the truth table for 2:4 decoder. Also write the logic expressions.





| I, Io | EN | 03 | 02 | . O ₁ | 0 |
|------------------|-----|---------------|----|------------------|---|
| 7 ² A | 0 | 0 | 0 | 0 | 0 |
| 0 0 | 1 | O | 0 | \bigcirc | 1 |
| 0 1 | ı 1 | \mathcal{O} | 0 | J | D |
| 1 0 | 1 / | \circ | ١ | 0 | 9 |
| r I | 1 1 | t | O | 6 | 0 |


$$O_0 = EN, \overline{I_1}\overline{I_0}$$


 $O_1 = EN, \overline{I_1}\overline{I_0}$
 $O_2 = EN, \overline{I_1}\overline{I_0}$
 $O_3 = EN, \overline{I_1}\overline{I_0}$


Example 5. Draw the symbol and the truth table for 3:8 decoder, 4:16 decoder and $N: 2^N$ decoder. Also write the logic expressions.











$$y = AB = 00$$
 the $y = I_0$

$$I_0 = C$$


$$y = AB = 00 \text{ then } y = I_0 = C$$

$$I_1 = I$$


$$I_2 = 0$$


$$I_3 = \overline{D}$$

$$I_2 = 0$$




Example 6. Design a circuit for a XOR gate using a 2:4 decoder and an OR gate.






(Priority) Encoders


Example 8. Draw symbol and truth table for a 4:2 priority encoder.




| - higher priority, | | |
|--------------------|------|---------------|
| I3 I2 I, Lo | 0,00 | EN |
| 0 0 0 | 00 | 0 |
| 000 | 00 | l |
| 2/2/ 00 0 1 4 | 0 1 | 1 |
| 2/3/0 0 1 * * | 1 0 | 1 |
| .8-155 (* * * | / 1 | 1 O1= I3 + I2 |
| · · L | Λ - | |

Example 9. Draw symbol and truth table for a 8:3 priority encoder.







References

[1] Sarah L Harris and David Harris. Digital design and computer architecture. Morgan Kaufmann,

FAN-IN and FAN-OUT FAN-IN is the maximum number of uputs that you com connect to a gate FAN-OUT is The maximum number of gates That you can connect to the output of a gate

FAN-IN=4

FAN-OVI-5 P