Sequential logic design

Vikas Dhiman for ECE275


October 11, 2023

1 Objectives

- 1. Understand timing diagrams, gate delays and critical path
- 2. Design Hazard-free two level circuits
- 3. Building blocks of sequential circuits
- 4. Analyze a sequential circuit and derive a state-table and a state-graph
- 5. Derive a state graph or state table from a word description of the problem
- 6. Understanding the structure of an FPGA

2 Why do we need sequential circuits?


Example 1. Think about this problem: Design an occupancy counter that depends on a sensor S at the class door. The sensor is triggered every time a person passes through the door. The counter can be reset to zero with a reset button. Assume we only need up to two bit counter C_1C_0 . Draw a truth table for this circuit. Do you have requisite knowledge for designing this circuit? Can this circuit be designed without a memory element?




3 Timing diagrams and propagation delays

Example 2 (Timing diagram). Draw a timing diagram for an ideal NAND gate.

Ínuth	table	for NAND gat
A	В	1.B
0	0	T (
0	1	t
l	3	ı
١	. 1	J O






Definition 1 (Propagation delay (t_{pd})).

Time delay between change in input to a stablized desired output.


Definition 2 (Contamination delay (t_{cd})).

Time delay between change in input to *any* change in output.



Example 3. Find the propagation delay of the circuit above given that propagation delay of each gate is 100ps add contamination delay of 60ps.

4 Glitches or Hazards



Definition 3 (Glitch or Hazard).


Synchronous circuits

The first track of the output

and change the over

Example 4. Design a circuit that fixes the glitch in the above circuit (also known as glitch-free or

hazard-free circuit). Y= A·B+ BC B 0 0 ١ ١ O O O 0 (٥ 0 ١ 0



Y = AB + BC

Grlitch free Y= AB+ AC+BC


5 How to create memory element from circuits

Two types of memory

- 1. Volatile memory. For example, RAM, CPU registers.
- 2. Non-volatile memory. For example, SSD, Flash drives. (Not covered in this course)
 - (a) Memories that require periodic refreshing. For example, DRAM: Dynamics Random Access memory (Not covered in this course)


Detecting Glitch from K-map

1. If there exists PI that are next to each other but non-overlapping, then there is a glitch when transitioning from neighboring minterms.




Removing a Glitch (Hazard) using a K-map 1. Add a redundant PI that makes PIs to be overlapping (or groups the offending minterms). Y= A+BC Y= A+BCA Gutch would happen

transition



(b) Memories that are always refreshing. For example, SRAM: Static Random Access mem-





B o 1 0 1 to s

Memory elemon

6 Latches and Flip-Flops [1, Sec 3.2]

Example 5 (Ring oscillator). [1, Sec 3.31] How many stable states does the following circuit have?







Definition 4 (Astable circuits).

A circuit without a stable state.

Example 6. Analyze the timing diagram of the following circuit.

 $^{^1\}mathrm{Image\ source}$: allaboutcircuits.com/technical-articles/introduction-to-dram-dynamic-random-access-memory/







七丛七

Definition 5 (Bistable circuits).


The circuits that have two stable states.

Definition 6 (Characteristic or state table). Draw the characteristic or state table of the above tcer






SR (Set-Reset) latch [1, Sec 3.2.1] Inditor mindle B 6.1 **Definition 7** (SR latch). The following circuit is called the SR latch.







- 1. How many stable states does this circuit have?
- 2. Draw its characteristic or state table.
- $\it 3. \ Draw \ SR \ latch \ symbol$



Qb = S+Q= 1+1=0




Bistolde S R State O O Resel > 0 1	Qat 01 *	Qbt D.	Qattat 0 1	Obt + 1st
Set latch	0		6	7



5-R latch)/ >\(\)\(\)
— S O		S	R	Qt	Qttat
R Q	Hold (OO	0	D \	0
Characteristice	Reset	0	((O)	0
table	Selt		0	O	1
on the State table	Invalid)	(0	0


	S	R	Qt+At
(tol) -	\circ	\bigcirc	\mathbb{Q}_{+}
Reset >	0	(ס °
Set -	1	O	\
Involed	→ (1	J



6.2 Gated SR latch [2, Sec 5.2]

 $\mathcal D$

Definition 8 (Gated SR latch). The following circuit is called the Gated SR latch.



1. Draw its characteristic table.

2. Draw the Gated SR latch symbol

Then both
$$R' = S' = O$$

Characteristic table for $S' = S$

Characteristic table.

Then both $R' = S' = O$

Hold State

O $R \neq S$

Symbol for Grated SR-latch


TS Q

R Q

D (Data) latch [1, Sec 3.2.2]

Definition 9 (D latch). The following circuit is called the D latch.

Gate =



SK-lutch ate

1. Draw its characteristic table.

2. Draw the D latch symbol

D-latch characteristic table

Clk	\mathcal{D}	5'	R'	Q++at	- Hold state
0	*	٥	D	Q _t	
)	0	0	١	0	- Reset stule
i	1	Ι,	D	1 1	Set state

Latches: Level triggered


6.4 D flip-flop [1, Sec 3.2.2]

Definition 10 (D flip-flop). The following circuit is called the D flip-flop. Flip flops: Edge


tod CLK 1 (lock triggered) Clock Clks N1 master slave

D-lutch

Clk	D	5'	R'	Q++at	- Hold state
0	ナ	٥	D	Q+	
1	0	0) D	0	- Reset stule - Set stute








Remark 1. What is the difference between a latch and a flip-flop?


Example 7. Add a RESET signal to the D flip-flop that resets the state of flip-flop to 0.

Example 8. The toggle (T) flip-flop has one input, CLK, and one output, Q. On each rising edge of CLK, Q toggles to the complement of its previous value. Draw a schematic for a T flip-flop using a D flip-flop and an inverter.

3) JK flip flop

(2) T-flip flop = Toggle FF






Pcek corren Next State State State 0001 0001 The given ff = T - ffrenesent state

Or Wext State

Or Hold State table] Hold] Togsle



Problem 2. A JK flip-flop receives a clock and two inputs, J and K. On the rising edge of the clock, it updates the output, Q. If J and K are both 0, Q retains its old value. If only J is 1, Q becomes 1. If only K is 1, Q becomes 0. If both J and K are 1, Q becomes the opposite of its present state.


- 1. Construct a JK flip-flop using a D flip-flop and some combinational logic.
- 2. Construct a D flip-flop using a JK flip-flop and some combinational logic.
- 3. Construct a T flip-flop (see Exercise 3.9) using a JK flip-flop.

7 Finite State Machines [1, Sec 3.4]

2

Example 9. Design an occupancy counter that depends on a sensor S at the class door. The sensor is triggered every time a person passes through the door. Assume that the counter starts at zero. Assume we only need up to two bit counter C_1C_0 . Draw a state table for this circuit.

Problem 3. \tilde{A} divide-by-N counter has one output and no inputs. The output Y is HIGH for one clock cycle out of every N. In other words, the output divides the frequency of the clock by N. The waveform for a divide-by-3 counter is shown here:



Sketch circuit designs for such a counter


Problem 4. Design a 3-bit counter which counts in the sequence: 001, 011, 010, 110, 111, 100, (repeat) 001, ...

Example 10. Design an odd-even counter for an single bit input. The output of this circuit should be 1 if the number of 1s to the input have been odd so far and 0 otherwise.

Example 11 (Sequence detectors). A sequential circuit has one input and one output. The output becomes 1 and remain 1 thereafter when at least two 0's and at least two 1's have occurred as inputs regardless of the order of

Example 12. Consider the problem of inventing a controller for a traffic light at a busy intersection on campus. There are two traffic sensors, T_A and T_B , on Academic Ave. and Bravado Blvd., respectively. Each sensor indicates TRUE if students are present and FALSE if the street is empty. There are two traffic lights, L_A and L_B , to control traffic. Each light receives digital inputs specifying whether it should be green, yellow, or red. When the system is reset, the lights are green on Academic Ave. and red on Bravado Blvd. As long as traffic is present on Academic Ave., the lights do not change. When there is no longer traffic on Academic Ave., the light on Academic Ave. becomes yellow for 5 seconds before it turns red and Bravado Blvd.'s light turns green. Similarly, the Bravado Blvd. light remains green as long as traffic is present on the boulevard, then turns

²These notes will not fit on your note sheet.




- 2) State takk of ff that we are using
 - 3 Excitation table off the we are wary
- For the (_1

Excitation table

Hold state Reset state Set state	Inputs Desired state Set Reset (PS) J K Q [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	tale(NS)	7 K D K
Set,		\ \ \ O	J K

State table 0- 55	
D Q 000000000000000000000000000000000000	Q ^t 0 0 1




Example 9. Design an occupancy counter that depends on a sensor S at the class door. The sensor is triggered every time a person passes through the door. Assume that the counter starts at zero. Assume we only need up to two bit counter C_1C_1 . Draw a state table for this circuit.

State table Inputs = ? = S States = ? = 2 bits of memory = 2 state variable = 2 ffs, 2-bit gregister Outputs = C/Co = 96

State table Next State Present State O ١ DI $\mathcal{D}_{\mathfrak{o}}$ (160 Simples 2-bit register



Problem 3. \tilde{A} divide-by-N counter has one output and no inputs. The output Y is HIGH for one clock cycle out of every N. In other words, the output divides the frequency of the clock by N. The waveform for a divide-by-3 counter is shown here:



Sketch circuit designs for such a counter

Divide by
$$3 - counter$$
: Need to count until 3 until 3 $2^{1/2} = 2 = ceil (log $3)$)

1. 11 5 - counter $2^{1/2} < 5 \le 2^{3}$

3-bits

 $1 - counter$
 $1 - counter$$

Ping bong gamme Project.

5 MItz clock $\frac{10^3 \cdot 1000}{0.0100}$ $\frac{10^3 \cdot 1000}{2000}$ $\frac{10^3 \cdot 1000}{2000}$ $\frac{10^3 \cdot 1000}{2000}$

State transition Magram	
Is like drawing the state take	J.
Os a graph.	4
But you don't need number	Sfor
states yet.	V
Also, you add one state a	A a time
ρ_{α} cot	wide by
50/	3
state output	NS
State table	$Q_{i}^{\dagger}Q_{i}^{\dagger}$
Input 13 State oc	
assignment of	1 1 1 0 0 d d
	1 00
5_{2} S_{6} $\frac{1}{S_{0}} = 00$ $\frac{1}{S_{1}} = 01$	J
A lasa his and	and in
How to optimally assign buriary	(vmps)
How to optimally assign binary of to each state so that we get the	_
optimal circuit	

Example 11 (Sequence detectors). A sequential circuit has one input and one output. The output becomes 1 and remain 1 thereafter when at least $\underline{two\ 0}$'s and at least $\underline{two\ 1}$'s have occurred as inputs regardless of the order of imputs.

your of Enput wire at the rising edge of the clock

Input

1 1 1 0 0 0 1 1

were

Output


Output

Soo


Si = I have

Gentled

Example 10. Design an odd-even counter for an single bit input. The output of this circuit should be 1 if the number of 1s to the input have been odd so far and 0 otherwise.



yellow and eventually red.



- 1. Draw a state transition diagram
- 2. Draw a state table
- 3. Assign binary encodings to each of the states
- 4. Redraw the state table with binary encodings. Design a minimal SOP boolean expression.
- 5. Assign binary encodings to each of the output and redraw the output table. Design a minimal SOP boolean expression for the outputs.

Problem 5. Design a circuit for a 2x2 pixel resolution pong game, where the ball can only occupy 4 possible pixels and a single paddle occupies another 2 pixels. The ball bounces of the paddle when the paddle is in the correct row. To keep it interesting, the ball takes a different path from the source path. Track the score with a single bit counter.

References

- [1] Sarah L Harris and David Harris. Digital design and computer architecture. Morgan Kaufmann, 2022.
- [2] Brown Stephen and Vranesic Zvonko. Fundamentals of digital Logic with Verilog design. McGraw Hill, 2022.

Problem 4. Design a 3-bit counter which counts in the sequence: 001, 011, 010, 110, 111, 100, (repeat) 001, ... # of Inputs: ? = 0 6 < 8 = 2 3 # of States: 7 = 6 states Need 3-bit to represent 6 stales

table

The sent state $C_2 C_1 C_0 C_2^{+}D_2 C_1^{+}D_1 C_0^{+}D_0$ $C_2 C_1 C_0 C_2^{+}D_2 C_1^{+}D_1 C_0^{+}D_0$ Desired State tablo Enbut Present State ,(lk Dz CzCı $D^2D'D^{o}$ (24C0) - A negister of 3 Dff $\mathcal{D}_2 = C_1 \overline{C_0} + C_2 C_1$