

Chapter 6




Sometimes building blocks of circuit and Decoders

can be larger than simple gates. Having larger building blocks reduces the number of inter-connection switches.





Objectives 6.1

- 1. Design combinational circuits using multiplexers and decoders
- Design combinational circuit using multiplexers [1, Sec-6.2 tion 2.8.1]
- 6.2.1Review: 2to1 Multiplexer (MUX)





S	\ <u>\</u>
0	Do
0	Dı
	•





Draw the symbol for a 4:1 MUX, and 8:1 MUX and a $2^N:1$ MUX and write corresponding Boolean expressions.





Sexample 6.1. Design a circuit for $Y = A\bar{B} + \bar{B}\bar{C} + \bar{A}BC$ using a 8:1 MUX.

A B C

Remark 6.1. A $2^N:1$ MUX can be used to program any N-input logic function.

Example 6.2. Design a circuit for $Y = A\bar{B} + \bar{B}\bar{C} + \bar{A}BC$ using a 4:1 MUX and NOT gates only.

Remark 6.2. A 2^{N-1} : 1 MUX can be used to program any N-input logic function, if we use literals on the input side.


Example 6.3. Design a circuit for $Y = \bar{A}C + \bar{A}B + B\bar{D}$ using a 8:1 MUX and NOT gates only. Also design using 4:1 MUX and other gates. fewest gates.

Problem 6.1. (15 marks [1, Ex-2.42]) Implement the function $Y = BC + \bar{A}\bar{B}\bar{C} + B\bar{C}$ using

- 1. an 8:1 multiplexer
- 2. a 4:1 multiplexer and no other gates
- 3. a 2:1 multiplexer, one OR gate, and an inverter

6.3 Encoders and Decoders

Example 6.4. Draw the symbol and the truth table for 2:4 decoder. Also write the logic expressions.



Example 6.6. Design a circuit for a XOR gate using a 2:4 decoder and an OR gate.

Example 6.7. Design a circuit for $Y = A\bar{B} + \bar{B}\bar{C} + \bar{A}BC$ using a 3:8 decoder and an OR gate.

6.3.1 (Priority) Encoders

Example 6.8. Draw symbol and truth table for a 4:2 priority encoder.

Example 6.9. Draw symbol and truth table for a 8:3 priority encoder.