# Chapter 10


# Analog details

Some of the material is out of the textbook. Additional resources include Appendix B of Brown and Vranesic book, "Fundamentals of digital logic."


#### **Objectives** 10.1

- 1. Describe how tri-state and open-collector outputs are different from totem-pole outputs
- 2. Compute noise margin of one device driving the same time

(a) General structure of an FPGA




array: (a) symbol, (b) function




**Definition 10.1** (Random Access Memory (RAM)). Structure of a RAM is as follows: How can we arrange singl bit memory cells into an addressable memory? How many location combe encoded in a n-bit address bus? Data (a) 2 Address 210 = 1024 = 103 depth 1024-word × 32-bit Address - 10 Array (b) Data - Bistuble Figure 5.39 4 × 3 memory Figure 5.40 32 Kb array: depth =

 $2^{10} = 1024$  words, width = 32 bits




E D I Z T thousand



**Figure B.72** A  $2^m \times n$  read-only memory (ROM) block.

Example 10.1. Draw a Multiplexer using sum of products form.

#### 10.3 Logic levels and Noise Margins



**Definition 10.3** (Supply Voltage  $(V_{DD}/V_{CC}/V_{SS})$ ). The highest DC voltage that drives a digital circuit. As chips have progressed to smaller transistors,  $V_{DD}$  has dropped from 5V to 1.2V or even lower to save power.

**Definition 10.4** (Ground Voltage  $(V_{GND})$ ). The lowest DC voltage that drives a digital circuit, typically  $\partial V$ .

**Definition 10.5** (Input high  $(V_{IH})$  and Input Low  $(V_{IL})$  of a gate).  $V_{IH}$  is the voltage level, such that an input voltage to a gate between  $V_{DD}$  and  $V_{IH}$  is considered HIGH. Similarly, input voltage to a gate between  $V_{IL}$  and  $V_{GND}$  is considered LOW.

**Definition 10.6** (Output high  $(V_{OH})$  and Output low  $(V_{OL})$  of gate).  $V_{OH}$  is the voltage level, such that an output voltage to a gate between  $V_{DD}$  and  $V_{OH}$  is considered HIGH. Similarly, output voltage to a gate between  $V_{OL}$  and  $V_{GND}$  is considered LOW.

**Definition 10.7** (Positive logic and Negative logic). What we have considered so far is Positive logic where HIGH voltage is equated to Boolean logic TRUE or 1 and LOW is considered FALSE or 0. In negative logic these are reversed. Same physical circuit can represent different logical circuits in positive logic and negative logic.

**Definition 10.8** (Noise margins  $(NM_L \text{ and } NM_H)$  of a channel). The maximum amount of noise that can be added (or substracted) to a channel without exceeding the logic level specifications of a gate.  $NM_L = V_{IL} - V_{OL}$   $NM_H = V_{OH} - V_{IH}$ 




#### Example 10.2.

If  $V_{DD} = 5V$ ,  $V_{IL} = 1.35V$ ,  $V_{IH} = 3.15V$ ,  $V_{OL} = 0.33V$  and  $V_{OH} = 3.84V$  for both the "inverters", then what are the low and high noise margins? Can the circuit tolerate 1V of noise at the channel?

### 10.4 Semiconductors and Doping


Not in syllabus but good to know

	Elements recognized as metalloids V•T•E								
	13	14	15	16	17				
2	В	С	N	0	F				
	Boron	Carbon	Nitrogen	Oxygen	Fluorine				
3	Al	Si	Р	S	Cl				
	Aluminium	Silicon	Phosphorus	Sulfur	Chlorine				
4	Ga	Ge	As	Se	Br				
	Gallium	Germanium	Arsenic	Selenium	Bromine				
5	In	Sn	Sb	Te	- 1				
	Indium	Tin	Antimony	Tellurium	Iodine				
6	TI	Pb	Bi	Ро	At				
ľ	Thallium	Lead	Bismuth	Polonium	Astatine				
Commonly recognized (86-99%): B, Si, Ge, As, Sb, Te Irregularly recognized (40-49%): Po, At Less commonly recognized (24%): Se Rarely recognized (8-10%): C, Al  (All other elements cited in less than 6% of sources) Arbitrary metal-nonmetal dividing line: between Be and B, Al and Si, Ge and As, Sb and Te, Po and At									
l _									





### 10.5 MOSFET: Metal Oxide Field Effect Transistors

Not in syllabus but good to know



## 10.6 DC Transfer characteristic





Example 10.3. Draw a NOT gate using nMOS transistors.


Example 10.4. Draw a NOT gate using pMOS transistors.
<b>Remark 10.1.</b> nMOS transistors pass 0's well (output between 0 and $V_{DD} - V_t$ ). pMOS transistors pass 1's well (output between $V_t$ and $V_{DD}$ ).
Example 10.5. Draw CMOS NOT Gate.
Example 10.6. Draw a two input CMOS NAND Gate
Definition 10.9 (Negative logic).

Example 10.8. Draw a three input NAND using CMOS.


Example 10.7. Analyze the above circuit under negative logic.

Example 10.9. Draw a three input NOR using CMOS.

Example 10.10. Draw a two input AND gate using CMOS.



#### 10.6.1 Gates with floating output



**Definition 10.10** (Transmission gate). Draw a schematic of transmission gate and truth table for transmission gate. What is its commonly used symbol?

**Definition 10.11** (Tristate buffer). What is tristate buffer? Draw it's symbol and truth table? Where is it used?

Example 10.11. Draw a Multiplexer using transmission gates.



## 10.7 Verilog truth tables

Table 11-11—Bitwise binary AND operator Table 11-12—Bitwise binary OR operator

&	0	1	x	z
0	0	0	0	0
1	0	1	х	x
x	0	x	x	x
z	0	x	x	x

ı	0	1	х	z
0	0	1	х	х
1	1	1	1	1
x	х	1	х	х
z	x	1	х	x

# Bibliography

- [1] Sarah L Harris and David Harris. *Digital design and computer architecture*. Morgan Kaufmann, 2022.
- [2] Randy Katz and Gaetano Barriello. Contemporary Logic Design. Prentice Hall, 2004.
- [3] Brown Stephen and Vranesic Zvonko. Fundamentals of digital Logic with Verilog design. McGraw Hill, 2022.