






Rev	Date	Sign	Release Notes	1	2	3	4	5	6	7	8
0.0	08.05.2019	sczr	first draft								
0.1	09.05.2019	sczr	first half of hubp review changes + groo review changes								
0.2	15.05.2019	sczr	second half of hubp review changes								
0.3	16.05.2019	sczr	minor changes								
0.4	16.05.2019	sczr	enclustra review								
0.5	28.05.2019	rp	version for release of PCB rev 11.0								







## TI Deserializer GPIOs




## TI Deserializer Connections





## Raspberry Cam Connections




## PCIe Connections





### USER Interface Connections



VCC\_1V8\_MOD


VCC\_3V3\_MOD

VCC\_1V8\_MOD





VCC\_3V3\_MOD


VCC\_1V8\_MOD


VCC\_1V8\_MOD




### PCIe Connections

















VCC\_REFCLK\_1V8 VCC\_1V8\_MOD








▲ Reference Designs:  
- documents\03\_references\PE1+\Mercury\_PE1-R4\_User\_Schematics\_R4-3.pdf (page 9)






A

VCC\_UARTBUS

VCC\_IO\_A

B



C

## Reference Designs:

- documents\03\_references\PE1+\zcu102-schematic-xtp454\0381701r01.pdf (page 42)




Zurich University of Applied Sciences  
School of Engineering  
InES Institute of Embedded Systems  
PO Box 805  
8041 Winterthur  
Switzerland


© InES  
This document is property of InES - Institute of Embedded Systems  
No copying or distribution without prior written permission of InES

Title	Document Number	Revision
UART		
A3	11	0v5
Sheet 11 of 15	Print date: 04.07.2019	Drawn by: sczr
File: C:\Temp\qits\V719-Baseboard-FPDLink\vaultium\Baseboard\Schem\700_UART.SchDoc		


A



B



D



A

A

B


B

C

C


D

D




## NKK Switches

12V input voltage




## Switch between external or PCIE voltage supply





## Boot Mode Switch



## LDO 3V3 to 1V2 400 mA



## VCC\_IO



- FID1 PCB FIDUCIAL
- FID2 PCB FIDUCIAL
- FID3 PCB FIDUCIAL



Zurich University of Applied Sciences  
School of Engineering  
InES Institute of Embedded Systems  
PO Box 805  
8041 Winterthur  
Switzerland

© InES

This document is property of InES - Institute of Embedded Systems  
No copying or distribution without prior written permission of InES

Title

Power

Size Document Number  
A3 15

Revision  
0v5

Sheet 15 of 15 Print date: 04.07.2019 Drawn by: sczr  
File: C:\Temp\qts\VT19-Baseboard-FPDLink\alium\Board\Board\Scheme1000\_Power.SchDoc

1

2

3

4

5

6

7

8

PENDER ELECTRONIC DESIGN

PED-00377-PCB

04.07.2019

Gerber Layer Board Overlay .GBO  
M01 - Board Outline .GM1**Assembly Variant: [No Variations]**

'Multilayer Composite Print'

Component Assembly Drawing : Reference Designators

Component Assembly Drawing : Part Values

