

Figure 2-49 Calculation of 32-bit ECRC for TLP End to End Data Integrity Protection

### **IMPLEMENTATION NOTE**

### Protection of TD Bit Inside Switches

It is of utmost importance that Switches insure and maintain the integrity of the TD bit in TLPs that they receive and forward (i.e., by applying a special internal protection mechanism), since corruption of the TD bit will cause the ultimate target device to misinterpret the presence or absence of the TLP Digest field.

Similarly, it is highly recommended that Switches provide internal protection to other Variant fields in TLPs that they receive and forward, as the end-to-end integrity of Variant fields is not sustained by the ECRC.

### **IMPLEMENTATION NOTE**

# Data Link Layer Does Not Have Internal TLP Visibility

Since the Data Link Layer does not process the TLP header (it determines the start and end of the TLP based on indications from the Physical Layer), it is not aware of the existence of the TLP Digest field, and simply passes it to the Transaction Layer as a part of the TLP.

### 2.7.2 Error Forwarding

Error Forwarding (also known as data poisoning), is indicated by Setting the EP bit. The rules for doing this are specified in Section 2.7.2.2. Here are some examples of cases where Error Forwarding might be used:

- Example #1: A read from main memory encounters an uncorrectable error
- Example #2: Parity error on a PCI write to main memory
- Example #3: Data integrity error on an internal data buffer or cache.

### 2.7.2.1 Error Forwarding Usage Model

- Error Forwarding is only used for Read Completion Data, AtomicOp Completion Data, AtomicOp Request Data, or Write Data, never for the cases when the error is in the "header" (request phase, address/command, etc.).
   Requests/Completions with header errors cannot be forwarded in general since true destination cannot be positively known and, therefore, forwarding may cause direct or side effects such as data corruption, system failures, etc.
- · Error Forwarding is used for controlled propagation of errors through the system, system diagnostics, etc.
- Note that Error forwarding does not cause Link Layer Retry Poisoned TLPs will be retried only if there are transmission errors on the Link as determined by the TLP error detection mechanisms in the Data Link Layer.
  - The Poisoned TLP may ultimately cause the originator of the request to re-issue it (at the Transaction Layer or above) in the case of read operation or to take some other action. Such use of Error Forwarding information is beyond the scope of this specification.

### 2.7.2.2 Rules For Use of Data Poisoning

- Support for TLP poisoning in a Transmitter is optional.
- Data poisoning applies only to the data within a Write Request (Posted or Non-Posted), a Message with Data, an AtomicOp Request, a Read Completion, or an AtomicOp Completion.
  - Poisoning of a TLP is indicated by a Set EP bit.
  - Transmitters are permitted to Set the EP bit only for TLPs that include a data payload. The behavior of the Receiver is not specified if the EP bit is Set for any TLP that does not include a data payload.
- If a Transmitter supports data poisoning, TLPs that are known to the Transmitter to include bad data must use the poisoning mechanism defined above.
- If a Downstream Port supports Poisoned TLP Egress Blocking, the Poisoned TLP Egress Blocking Enable bit is Set, and a poisoned TLP targets going out the Egress Port, the Port must handle the TLP as a Poisoned TLP Egress Blocked error unless there is a higher precedence error. See Section 6.2.3.2.3, Section 6.2.5, and Section 7.9.15.2. Further:
  - The Port must not transmit the TLP.
  - If DPC is not triggered and the TLP is a Non-Posted Request, the Port must return a Completion with Unsupported Request Completion Status.
  - $\circ~$  If DPC is triggered the Port must behave as described in Section 2.9.3 .
- The following Requests with Poisoned data must not modify the value of the target location:
  - Configuration Write Request
  - Any of the following that target a control register or control structure in the Completer: I/O Write Request, Memory Write Request, or non-vendor-defined Message with data
  - AtomicOp Request

Unless there is a higher precedence error, a Completer must handle these Requests as a Poisoned TLP Received error<sup>48</sup>, and the Completer must also return a Completion with a Completion Status of Unsupported Request (UR) if the Request is Non-Posted (see Section 6.2.3.2.3, Section 6.2.3.2.4, and Section 6.2.5). Regardless of the severity of the reported error, the reported error must be handled as an uncorrectable error, not an Advisory Non-Fatal Error.

A Switch must route the Request the same way it would route the same Request if it were not poisoned, unless the Request targets a location in the Switch itself, in which case the Switch is the Completer for the Request and must follow the above rules.

For some applications it may be desirable for the Completer to use poisoned data in Write Requests that do not target control registers or control structures - such use is not forbidden. Similarly, it may be desirable for the Requester to use data marked poisoned in Completions - such use is also not forbidden. The appropriate use of poisoned information is application specific, and is not discussed in this document.

This document does not define any mechanism for determining which part or parts of the data payload of a Poisoned TLP are actually corrupt and which, if any, are not corrupt.

<sup>48.</sup> Due to ambiguous language in earlier versions of this specification, a component is permitted to handle this error as an Unsupported Request, but this is strongly discouraged.

# 2.8 Completion Timeout Mechanism

In any split transaction protocol, there is a risk associated with the failure of a Requester to receive an expected Completion. To allow Requesters to attempt recovery from this situation in a standard manner, the Completion Timeout mechanism is defined. This mechanism is intended to be activated only when there is no reasonable expectation that the Completion will be returned, and should never occur under normal operating conditions. Note that the values specified here do not reflect expected service latencies, and must not be used to estimate typical response times.

PCI Express device Functions that issue Requests requiring Completions must implement the Completion Timeout mechanism. An exception is made for Configuration Requests (see below). The Completion Timeout mechanism is activated for each Request that requires one or more Completions when the Request is transmitted. Since Switches do not autonomously initiate Requests that need Completions, the requirement for Completion Timeout support is limited only to Root Complexes, PCI Express-PCI Bridges, and Endpoints.

The Completion Timeout mechanism may be disabled by configuration software. The Completion Timeout limit is set in the Completion Timeout Value field of the Device Control 2 register. A Completion Timeout is a reported error associated with the Requester Function (see Section 6.2).

Note: A Memory Read Request for which there are multiple Completions must be considered completed only when all Completions have been received by the Requester. If some, but not all, requested data is returned before the Completion Timeout timer expires, the Requester is permitted to keep or to discard the data that was returned prior to timer expiration.

Completion Timeouts for Configuration Requests have special requirements for the support of PCI Express to PCI/PCI Express bridges. PCI Express to PCI/PCI-X Bridges, by default, are not enabled to return Configuration Request Retry Status (CRS) for Configuration Requests to a PCI/PCI-X device behind the Bridge. This may result in lengthy completion delays that must be comprehended by the Completion Timeout value in the Root Complex. System software may enable PCI Express to PCI/PCI-X Bridges to return CRS by setting the Bridge Configuration Retry Enable bit in the Device Control register, subject to the restrictions noted in the [PCIe-to-PCI-PCI-X-Bridge-1.0].

# **IMPLEMENTATION NOTE**

# Completion Timeout Prefix/Header Log Capable

The prefix/header of the Request TLP associated with a Completion Timeout may optionally be recorded by Requesters that implement the AER Capability. Support for recording of the prefix/header is indicated by the value of the Completion Timeout Prefix/Header Log Capable bit in the Advanced Error Capabilities and Control register.

A Completion Timeout may be the result of improper configuration, system failure, or Async Removal (see Section 6.7.6). In order for host software to distinguish a Completion Timeout error after which continued normal operation is not possible (e.g., after one caused by improper configuration or a system failure) from one where continued normal operation is possible (e.g., after an Async Removal), it is strongly encouraged that Requesters log the Request TLP prefix/header associated with the Completion Timeout.

# 2.9 Link Status Dependencies

### 2.9.1 Transaction Layer Behavior in DL\_Down Status

DL\_Down status indicates that there is no connection with another component on the Link, or that the connection with the other component has been lost and is not recoverable by the Physical or Data Link Layers. This section specifies the Transaction Layer's behavior if DPC has not been triggered and the Data Link Layer reports DL\_Down status to the Transaction Layer, indicating that the Link is non-operational. <a href="Section 2.9.3">Section 2.9.3</a> specifies the behavior if DPC has been triggered.

 For a Port with DL\_Down status, the Transaction Layer is not required to accept received TLPs from the Data Link Layer, provided that these TLPs have not been acknowledged by the Data Link Layer. Such TLPs do not modify receive Flow Control credits.

For a Downstream Port, DL\_Down status is handled by:

- Initializing back to their default state any buffers or internal states associated with outstanding requests transmitted Downstream
  - Note: Port configuration registers must not be affected, except as required to update status associated with the transition to DL\_Down.
- For Non-Posted Requests, forming completions for any Requests submitted by the device core for Transmission, returning Unsupported Request Completion Status, then discarding the Requests
  - This is a reported error associated with the Function for the (virtual) Bridge associated with the Port (see Section 6.2). For Root Ports, the reporting of this error is optional.
  - Non-Posted Requests already being processed by the Transaction Layer, for which it may not be
    practical to return Completions, are discarded.
     Note: This is equivalent to the case where the Request had been Transmitted but not yet Completed
    before the Link status became DL\_Down.
    - These cases are handled by the Requester using the Completion Timeout mechanism.

Note: The point at which a Non-Posted Request becomes "uncompletable" is implementation specific.

- The Port must terminate any PME\_Turn\_Off handshake Requests targeting the Port in such a way that the Port is considered to have acknowledged the PME\_Turn\_Off request (see the Implementation Note in Section 5.3.3.2.1).
- The Port must handle Vendor Defined Message Requests as described in <u>Section 2.2.8.6</u> (e.g., silently discard Vendor Defined Type 1 Messages Requests that it is not designed to receive) since the DL\_Down prevents the Request from reaching its targeted Function.
- For all other Posted Requests, discarding the Requests
  - This is a reported error associated with the Function for the (virtual) Bridge associated with the Port
    (see Section 6.2), and must be reported as an Unsupported Request. For Root Ports, the reporting of
    this error is optional.
  - For a Posted Request already being processed by the Transaction Layer, the Port is permitted not to report the error.
    - Note: This is equivalent to the case where the Request had been Transmitted before the Link status became DL Down

Note: The point at which a Posted Request becomes "unreportable" is implementation specific.

• Discarding all Completions submitted by the device core for Transmission

For an Upstream Port, DL\_Down status is handled as a reset by:

- Returning all PCI Express-specific registers, state machines and externally observable state to the specified default or initial conditions (except for registers defined as sticky - see Section 7.4)
- · Discarding all TLPs being processed
- For Switch and Bridge propagating hot reset to all associated Downstream Ports. In Switches that support Link speeds greater than 5.0 GT/s, the Upstream Port must direct the LTSSM of each Downstream Port to the Hot Reset state, but not hold the LTSSMs in that state. This permits each Downstream Port to begin Link training immediately after its hot reset completes. This behavior is recommended for all Switches.

### 2.9.2 Transaction Layer Behavior in DL\_Up Status

DL\_Up status indicates that a connection has been established with another component on the associated Link. This section specifies the Transaction Layer's behavior when the Data Link Layer reports entry to the DL\_Up status to the Transaction Layer, indicating that the Link is operational. The Transaction Layer of a Port with DL\_Up status must accept received TLPs that conform to the other rules of this specification.

For a Downstream Port on a Root Complex or a Switch:

When transitioning from a non-DL\_Up status to a DL\_Up status and the Auto Slot Power Limit Disable bit is
Clear in the Slot Control Register, the Port must initiate the transmission of a Set\_Slot\_Power\_Limit Message to
the other component on the Link to convey the value programmed in the Slot Power Limit Scale and Value
fields of the Slot Capabilities register. This Transmission is optional if the Slot Capabilities register has not yet
been initialized.

# 2.9.3 Transaction Layer Behavior During Downstream Port Containment

During Downstream Port Containment (DPC), the LTSSM associated with the Downstream Port is directed to the Disabled state. Once it reaches the Disabled state, it remains there as long as the DPC Trigger Status bit in the DPC Status Register is Set. See Section 6.2.10 for requirements on how long software must leave the Downstream Port in DPC. This section specifies the Transaction Layer's behavior once DPC has been triggered, and as long as the Downstream Port remains in DPC.

- Once DPC has been triggered, no additional (Upstream) TLPs are accepted from the Data Link Layer.
- If the condition that triggered DPC was associated with an Upstream TLP, any subsequent Upstream TLPs that were already accepted from the Data Link Layer must be discarded silently.

The Downstream Port handles (Downstream) TLPs submitted by the device core in the following manner.

- If the condition that triggered DPC was associated with a Downstream TLP, any prior Downstream TLPs are
  permitted to be dropped silently or transmitted before the Link goes down. Otherwise, the following rules
  apply.
  - For each Non-Posted Request, the Port must return a Completion and discard the Request silently.
     The Completer ID field must contain the value associated with the Downstream Port.
    - If the DPC Completion Control bit is Set in the DPC Control Register, then Completions are generated with Unsupported Request (UR) Completion Status.

- If the DPC Completion Control bit is Clear, Completions are generated with Completer Abort (CA) Completion Status.
- The Port must terminate any <a href="ME\_Turn\_Off">PME\_Turn\_Off</a> handshake Requests targeting the Port in such a way that the Port is considered to have acknowledged the <a href="PME\_Turn\_Off">PME\_Turn\_Off</a> Request (see the Implementation Note in Section 5.3.3.2.1).
- The Port must handle Vendor Defined Message Requests as described in <u>Section 2.2.8.6</u>. (e.g., silently discard Vendor Defined Type 1 Message Requests that it is not designed to receive) since the DL\_Down prevents the Request from reaching its targeted Function.
- For all other Posted Requests and Completions, the Port must silently discard the TLP.

For any outstanding Non-Posted Requests where DPC being triggered prevents their associated Completions from being returned, the following apply:

- For Root Ports that support RP Extensions for DPC, the Root Port may track certain Non-Posted Requests, and when DPC is triggered, synthesize a Completion for each tracked Request. This helps avoid Completion Timeouts that would otherwise occur as a side-effect of DPC being triggered. Each synthesized Completion must have a UR or CA Completion Status as determined by the DPC Completion Control bit. The set of Non-Posted Requests that get tracked is implementation-specific, but it is strongly recommended that all Non-Posted Requests that are generated by host processor instructions (e.g., "read", "write", "load", "store", or one that corresponds to an AtomicOp) be tracked. Other candidates for tracking include peer-to-peer Requests coming from other Root Ports and Requests coming from RCiEPs.
- Otherwise, the associated Requesters may encounter Completion Timeouts. The software solution stack should comprehend and account for this possibility.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

# **Data Link Layer Specification**

The Data Link Layer acts as an intermediate stage between the Transaction Layer and the Physical Layer. Its primary responsibility is to provide a reliable mechanism for exchanging Transaction Layer Packets (TLPs) between the two components on a Link.

3.

### 3.1 Data Link Layer Overview




Figure 3-1 Layering Diagram Highlighting the Data Link Layer

The Data Link Layer is responsible for reliably conveying TLPs supplied by the Transaction Layer across a PCI Express Link to the other component's Transaction Layer. Services provided by the Data Link Layer include:

### Data Exchange:

- Accept TLPs for transmission from the Transmit Transaction Layer and convey them to the Transmit Physical Layer
- · Accept TLPs received over the Link from the Physical Layer and convey them to the Receive Transaction Layer

#### Error Detection and Retry:

- TLP Sequence Number and LCRC generation
- · Transmitted TLP storage for Data Link Layer Retry

- Data integrity checking for TLPs and Data Link Layer Packets (DLLPs)
- Positive and negative acknowledgement DLLPs
- Error indications for error reporting and logging mechanisms
- · Link Acknowledgement Timeout replay mechanism

#### Initialization and power management:

Track Link state and convey active/reset/disconnected state to Transaction Layer

#### DLLPs are:

- used for Link Management functions including TLP acknowledgement, power management, and exchange of Flow Control information.
- · transferred between Data Link Layers of the two directly connected components on a Link

DLLPs are sent point-to-point, between the two components on one Link. TLPs are routed from one component to another, potentially through one or more intermediate components.

Data integrity checking for DLLPs and TLPs is done using a CRC included with each packet sent across the Link. DLLPs use a 16-bit CRC and TLPs (which can be much longer than DLLPs) use a 32-bit LCRC. TLPs additionally include a sequence number, which is used to detect cases where one or more entire TLPs have been lost.

Received DLLPs that fail the CRC check are discarded. The mechanisms that use DLLPs may suffer a performance penalty from this loss of information, but are self-repairing such that a successive DLLP will supersede any information lost.

TLPs that fail the data integrity checks (LCRC and sequence number), or that are lost in transmission from one component to another, are re-sent by the Transmitter. The Transmitter stores a copy of all TLPs sent, re-sending these copies when required, and purges the copies only when it receives a positive acknowledgement of error-free receipt from the other component. If a positive acknowledgement has not been received within a specified time period, the Transmitter will automatically start re-transmission. The Receiver can request an immediate re-transmission using a negative acknowledgement.

The Data Link Layer appears as an information conduit with varying latency to the Transaction Layer. On any given individual Link all TLPs fed into the Transmit Data Link Layer (1 and 3) will appear at the output of the Receive Data Link Layer (2 and 4) in the same order at a later time, as illustrated in Figure 3-1. The latency will depend on a number of factors, including pipeline latencies, width and operational frequency of the Link, transmission of electrical signals across the Link, and delays caused by Data Link Layer Retry. As a result of these delays, the Transmit Data Link Layer (1 and 3) can apply backpressure to the Transmit Transaction Layer, and the Receive Data Link Layer (2 and 4) communicates the presence or absence of valid information to the Receive Transaction Layer.

# 3.2 Data Link Control and Management State Machine

The Data Link Layer tracks the state of the Link. It communicates Link status with the Transaction and Physical Layers, and performs Link management through the Physical Layer. The Data Link Layer contains the Data Link Control and Management State Machine (DLCMSM) to perform these tasks. The states for this machine are described below, and are shown in Figure 3-2.

#### States:

- DL\_Inactive Physical Layer reporting Link is non-operational or nothing is connected to the Port
- DL\_Feature (optional) Physical Layer reporting Link is operational, perform the Data Link Feature Exchange

- DL\_Init Physical Layer reporting Link is operational, initialize Flow Control for the default Virtual Channel
- DL\_Active Normal operation mode

#### **Status Outputs:**

- DL\_Down The Data Link Layer is not communicating with the component on the other side of the Link.
- **DL\_Up** The Data Link Layer is communicating with the component on the other side of the Link.




Figure 3-2 Data Link Control and Management State Machine

# 3.2.1 Data Link Control and Management State Machine Rules

### Rules per state:

- DL\_Inactive
  - Initial state following PCI Express hot, warm, or cold reset (see <u>Section 6.6</u>). Note that DL states are unaffected by an FLR (see Section 6.6).
  - Upon entry to DL\_Inactive
    - Reset all Data Link Layer state information to default values

- If the Port supports the optional Data Link Feature Exchange, the Remote Data Link Feature Supported, and Remote Data Link Feature Supported Valid fields must be cleared.
- Discard the contents of the Data Link Layer Retry Buffer (see Section 3.6)
- While in DL\_Inactive:
  - Report DL\_Down status to the Transaction Layer as well as to the rest of the Data Link Layer Note: This will cause the Transaction Layer to discard any outstanding transactions and to terminate internally any attempts to transmit a TLP. For a Downstream Port, this is equivalent to a "Hot-Remove". For an Upstream Port, having the Link go down is equivalent to a hot reset (see Section 2.9).
  - Discard TLP information from the Transaction and Physical Layers
  - Do not generate or accept DLLPs
- Exit to DL\_Feature if:
  - The Port supports the optional Data Link Feature Exchange, the Data Link Feature Exchange Enable bit is Set, the Transaction Layer indicates that the Link is not disabled by software, and the Physical Layer reports Physical LinkUp = 1b
- Exit to DL\_Init if:
  - The Port does not support the optional Data Link Feature Exchange, the Transaction Layer indicates that the Link is not disabled by software and the Physical Layer reports Physical LinkUp = 1b
     or
  - The Port supports the optional Data Link Feature Exchange, the Data Link Feature Exchange Enable bit is Clear, the Transaction Layer indicates that the Link is not disabled by software, and the Physical Layer reports Physical LinkUp = 1b

#### DL\_Feature

- While in DL\_Feature:
  - Perform the Data Link Feature Exchange protocol as described in Section 3.3
  - Report DL\_Down status
  - The Data Link Layer of a Port with DL\_Down status is permitted to discard any received
     TLPs provided that it does not acknowledge those TLPs by sending one or more Ack DLLPs
- Exit to DL\_Init if:
  - Data Link Feature Exchange completes successfully, and the Physical Layer continues to report Physical LinkUp = 1b, or
  - Data Link Feature Exchange determines that the remote Data Link Layer does not support the optional Data Link Feature Exchange protocol, and the Physical Layer continues to report Physical LinkUp = 1b
- Terminate the Data Link Feature Exchange protocol and exit to DL\_Inactive if:
  - Physical Layer reports Physical LinkUp = 0b

#### DL\_Init

- While in DL\_Init:
  - Initialize Flow Control for the default Virtual Channel, VCO, following the Flow Control initialization protocol described in Section 3.4
  - Report DL\_Down status while in state FC\_INIT1; DL\_Up status in state FC\_INIT2

- The Data Link Layer of a Port with DL\_Down status is permitted to discard any received
   TLPs provided that it does not acknowledge those TLPs by sending one or more Ack DLLPs
- Exit to DL\_Active if:
  - Flow Control initialization completes successfully, and the Physical Layer continues to report Physical LinkUp = 1b
- Terminate attempt to initialize Flow Control for VC0 and exit to DL\_Inactive if:
  - Physical Layer reports Physical LinkUp = 0b

#### DL\_Active

- DL\_Active is referred to as the normal operating state
- While in DL\_Active:
  - Accept and transfer TLP information with the Transaction and Physical Layers as specified in this chapter
  - Generate and accept DLLPs as specified in this chapter
  - Report DL\_Up status to the Transaction and Data Link Layers
- Exit to DL\_Inactive if:
  - Physical Layer reports Physical LinkUp = 0b
  - Downstream Ports that are Surprise Down Error Reporting Capable (see Section 7.5.3.6)
    must treat this transition from DL\_Active to DL\_Inactive as a Surprise Down error, except in
    the following cases where this error detection is blocked:
    - If the Secondary Bus Reset bit in the Bridge Control register has been Set by software, then the subsequent transition to DL\_Inactive must not be considered an error.
    - If the Link Disable bit has been Set by software, then the subsequent transition to DL Inactive must not be considered an error.
    - If a Switch Downstream Port transitions to DL\_Inactive due to an event above that Port, that transition to DL\_Inactive must not be considered an error. Example events include the Switch Upstream Port propagating Hot Reset, the Switch Upstream Link transitioning to DL\_Down, and the Secondary Bus Reset bit in the Switch Upstream Port being Set.
    - If a PME\_Turn\_Off Message has been sent through this Port, then the subsequent transition to DL\_Inactive must not be considered an error.
    - Note that the DL\_Inactive transition for this condition will not occur until a power
      off, a reset, or a request to restore the Link is sent to the Physical Layer.
    - Note also that in the case where the PME\_Turn\_Off/PME\_TO\_Ack handshake fails to complete successfully, a Surprise Down error may be detected.
    - If the Port is associated with a hot-pluggable slot (the Hot-Plug Capable bit in the Slot Capabilities register Set), and the Hot-Plug Surprise bit in the Slot Capabilities register is Set, then any transition to DL\_Inactive must not be considered an error.
    - If the Port is associated with a hot-pluggable slot (Hot-Plug Capable bit in the Slot Capabilities register Set), and Power Controller Control bit in Slot Control register is Set (Power-Off), then any transition to DL\_Inactive must not be considered an error.

Error blocking initiated by one or more of the above cases must remain in effect until the Port exits DL\_Active and subsequently returns to DL\_Active with none of the blocking cases in effect at the time of the return to DL\_Active.

Note that the transition out of DL\_Active is simply the expected transition as anticipated per the error detection blocking condition.

If implemented, this is a reported error associated with the detecting Port (see Section 6.2).

# **IMPLEMENTATION NOTE**

# **Physical Layer Throttling**

Note that there are conditions where the Physical Layer may be temporarily unable to accept TLPs and DLLPs from the Data Link Layer. The Data Link Layer must comprehend this by providing mechanisms for the Physical Layer to communicate this condition, and for TLPs and DLLPs to be temporarily blocked by the condition.

# 3.3 Data Link Feature Exchange

The Data Link Feature Exchange protocol is optional. Ports that implement this protocol contain the Data Link Feature Extended Capability (see Section 7.7.4). This capability contains four fields:

- The Local Data Link Feature Supported field indicates the Data Link Features supported by the local Port
- The Remote Data Link Feature Supported field indicates the Data Link Features supported by the remote Port
- The Remote Data Link Feature Supported Valid bit indicates that the Remote Data Link Feature Supported field contains valid data
- The Data Link Feature Exchange Enable field permits systems to disable the Data Link Feature Exchange. This can be used to work around legacy hardware that does not correctly ignore the DLLP.

The Data Link Feature Exchange protocol transmits a Port's Local Feature Supported information to the Remote Port and captures that Remote Port's Feature Supported information.

Rules for this protocol are:

- On entry to DL\_Feature:
  - The Remote Data Link Feature Supported and Remote Data Link Feature Supported Valid fields must be Cleared
- While in DL\_Feature:
  - Transaction Layer must block transmission of TLPs
  - · Transmit the Data Link Feature DLLP
    - The transmitted Feature Supported field must equal the Local Data Link Feature Supported field.
    - The transmitted Feature Ack bit must equal the Remote Data Link Feature Supported Valid bit.
  - The Data Link Feature DLLP must be transmitted at least once every 34 μs. Time spent in the Recovery or Configuration LTSSM states does not contribute to this limit.
  - Process received Data Link Feature DLLPs:

- If the Remote Data Link Feature Supported Valid bit is Clear, record the Feature Supported field from the received <u>Data Link Feature DLLP</u> in the Remote Data Link Feature Supported field and Set the Remote Data Link Feature Supported Valid bit.
- Exit DL\_Feature if:
  - An InitFC1 DLLP has been received.
  - An MR-IOV MRInit DLLP (encoding 0000 0001b) has been received.
     or
  - While in DL\_Feature, at least one <u>Data Link Feature DLLP</u> has been received with the Feature Ack bit Set.

Each Data Link Feature has an associated bit in the Feature Supported field. A Data Link Feature is activated when that bit is Set in both the Local Data Link Feature Supported and Remote Data Link Feature Supported fields.

Data Link Features and their corresponding bit locations are shown in Table 3-1.

Bit Location

Description

Scaled Flow Control - indicates support for Scaled Flow Control.

Scaled Flow Control must be supported in Ports that support 16.0 GT/s or higher operation.

Reserved

Table 3-1 Data Link Feature Supported Bit Definition

### 3.4 Flow Control Initialization Protocol

Before starting normal operation following power-up or interconnect reset, it is necessary to initialize Flow Control for the default Virtual Channel, VC0 (see Section 6.6). In addition, when additional Virtual Channels (VCs) are enabled, the Flow Control initialization process must be completed for each newly enabled VC before it can be used (see Section 2.6.1). This section describes the initialization process that is used for all VCs. Note that since VC0 is enabled before all other VCs, no TLP traffic of any kind will be active prior to initialization of VC0. However, when additional VCs are being initialized there will typically be TLP traffic flowing on other, already enabled, VCs. Such traffic has no direct effect on the initialization process for the additional VC(s).

There are two states in the VC initialization process. These states are:

- FC\_INIT1
- FC\_INIT2

The rules for this process are given in the following section.

### 3.4.1 Flow Control Initialization State Machine Rules

- If at any time during initialization for VCs 1-7 the VC is disabled, the flow control initialization process for the VC is terminated
- Rules for state FC\_INIT1:
  - Entered when initialization of a VC (VCx) is required
    - When the DL\_Init state is entered (VCx = VC0)

- When a VC (VCx = VC1-7) is enabled by software (see Section 7.9.1 and Section 7.9.2)
- While in FC\_INIT1:
  - Transaction Layer must block transmission of TLPs using VCx
  - Transmit the following three InitFC1 DLLPs for VCx in the following relative order:
    - InitFC1-P (first)
    - InitFC1-NP (second)
    - InitFC1-Cpl (third)
  - The three InitFC1 DLLPs must be transmitted at least once every 34 μs.
    - Time spent in the Recovery or Configuration LTSSM states does not contribute to this limit.
    - It is strongly encouraged that the InitFC1 DLLP transmissions are repeated frequently, particularly when there are no other TLPs or DLLPs available for transmission.
  - If Scaled Flow Control is activated on the Link, set the HdrScale and DataScale fields in the InitFC1 DLLPs to 01b, 10b, or 11b to indicate the scaling factor it is using on the corresponding HdrFC and DataFC values.
  - If the Transmitter does not support Scaled Flow Control or if Scaled Flow Control is not activated on the Link, set the HdrScale and DataScale fields to 00b.
  - Except as needed to ensure at least the required frequency of InitFC1 DLLP transmission, the Data Link Layer must not block other transmissions.
    - Note that this includes all Physical Layer initiated transmissions (for example, Ordered Sets), Ack and Nak DLLPs (when applicable), and TLPs using VCs that have previously completed initialization (when applicable)
  - Process received InitFC1 and InitFC2 DLLPs:
    - Record the indicated HdrFC and DataFC values
    - If the Receiver supports Scaled Flow Control, record the indicated HdrScale and DataScale values.
    - Set flag FI1 once FC unit values have been recorded for each of P, NP, and Cpl for VCx
- Exit to FC\_INIT2 if:
  - Flag FI1 has been Set indicating that FC unit values have been recorded for each of P, NP, and Cpl for VCx
- Rules for state FC\_INIT2:
  - While in FC\_INIT2:
    - Transaction Layer must block transmission of TLPs using VCx
    - Transmit the following three InitFC2 DLLPs for VCx in the following relative order:
      - InitFC2-P (first)
      - InitFC2-NP (second)
      - InitFC2-Cpl (third)
    - The three InitFC2 DLLPs must be transmitted at least once every 34 μs.
      - Time spent in the Recovery or Configuration LTSSM states does not contribute to this limit.

- It is strongly encouraged that the InitFC2 DLLP transmissions are repeated frequently, particularly when there are no other TLPs or DLLPs available for transmission.
- If Scaled Flow Control is activated on the Link, set the HdrScale and DataScale fields in the InitF2 DLLPs to 01b, 10b, or 11b to indicate the scaling factor it is using on the corresponding HdrFC and DataFC values.
- If the Transmitter does not support Scaled Flow Control or if Scaled Flow Control is not activated on the Link, set the HdrScale and DataScale fields to 00b.
- Except as needed to ensure at least the required frequency of InitFC2 DLLP transmission, the Data Link Layer must not block other transmissions
  - Note that this includes all Physical Layer initiated transmissions (for example, Ordered Sets), Ack and Nak DLLPs (when applicable), and TLPs using VCs that have previously completed initialization (when applicable)
- Process received InitFC1 and InitFC2 DLLPs:
  - Ignore the received HdrFC, HdrScale, DataFC, and DataScale values
  - Set flag FI2 on receipt of any InitFC2 DLLP for VCx
- Set flag FI2 on receipt of any TLP on VCx, or any UpdateFC DLLP for VCx
- Signal completion and exit if:
  - Flag FI2 has been Set
  - If Scaled Flow Control is activated on the Link, the Transmitter must send 01b, 10b, or 11b for HdrScale and DataScale in all UpdateFC DLLPs for VCx.
  - If the Scaled Flow Control is not supported or if Scaled Flow Control is not activated on the Link, the Transmitter must send 00b for HdrScale and DataScale in all UpdateFC DLLPs for VCx.

## **IMPLEMENTATION NOTE**

# **Example of Flow Control Initialization**

Figure 3-3 illustrates an example of the Flow Control initialization protocol for VC0 between a Switch and a Downstream component. In this example, each component advertises the minimum permitted values for each type of Flow Control credit. For both components the largest Max\_Payload\_Size value supported is 1024 bytes, corresponding to a data payload credit advertisement of 040h. All DLLPs are shown as received without error.




Figure 3-3 VCO Flow Control Initialization Example with 8b/10b Encoding-based Framing

#### 3.4.2 Scaled Flow Control

Link performance can be affected when there are insufficient flow control credits available to account for the Link round trip time. This effect becomes more noticeable at higher Link speeds and the limitation of 127 header credits and 2047 data credits can limit performance. The Scaled Flow Control mechanism is designed to address this limitation.

All Ports are permitted to support Scaled Flow Control. Ports that support 16.0 GT/s and higher data rates must support Scaled Flow Control. Scaled Flow Control activation does not affect the ability to operate at 16.0 GT/s and higher data rates.

The following rules apply when Scaled Flow Control is not activated for the Link:

- The InitFC1, InitFC2, and UpdateFC DLLPs must contain 00b in the HdrScale and DataScale fields.
- The HdrFC counter is 8 bits wide and the HdrFC DLLP field includes all bits of the counter.
- The DataFC counter is 12 bits wide and the DataFC DLLP field includes all bits of the counter.

The following rules apply when Scaled Flow Control is activated for the Link:

- The InitFC1 and InitFC2 DLLPs must contain 01b, 10b, or 11b in the HdrScale field. The value is determined by the maximum number of header credits that will be outstanding of the indicated credit type as defined in Table
- The InitFC1 and InitFC2 DLLPs must contain 01b, 10b, or 11b in the DataScale field. The value is determined by the maximum number of data payload credits that will be outstanding of the indicated credit type as defined in Table 3-2.
- If the received HdrScale and DataScale values recorded in state FC INIT1 were non-zero, then Scaled Flow Control is enabled on this VC and UpdateFC DLLPs must contain 01b, 10b, or 11b in the HdrScale and DataScale fields.
- If the received HdrScale and DataScale values recorded in state FC\_INIT1 were zero, then Scaled Flow Control is not enabled on this VC and UpdateFC DLLPs must contain 00b in the HdrScale and DataScale fields.

Tak	ole 3	-2 5	Scaled	Flow	Contro	l Scaling	<i>Factors</i>

Table 32 Scaled Flow Control Scaling Factors							
Scale	Scale Scaled Flow Control		Min	Max	Field	FC DLLP field	
Factor Supported	Туре	Credits Credits W	Width	Transmitted	Received		
00h	00b No	Hdr	1	127	8 bits	HdrFC	HdrFC
dob		Data	1	2,047	12 bits	DataFC	DataFC
016	01b Yes	Hdr	1	127	8 bits	HdrFC	HdrFC
010		Data	1	2,047	12 bits	DataFC	DataFC
10b	Yes	Hdr	4	508	10 bits	HdrFC >> 2	HdrFC << 2

Scale	Scaled Flow Control Supported	Credit Min Type Credits	Min	Max	Field	FC DLLP field	
Factor			Credits	Width	Transmitted	Received	
		Data	4	8,188	14 bits	DataFC >> 2	DataFC << 2
116	l. V	Hdr	16	2,032	12 bits	HdrFC >> 4	HdrFC << 4
11b Y	Yes	Data	16	32,752	16 bits	DataFC >> 4	DataFC << 4

### 3.5 Data Link Layer Packets (DLLPs)

The following DLLPs are used to support Link operations:

- Ack DLLP: TLP Sequence Number acknowledgement; used to indicate successful receipt of some number of TLPs
- Nak DLLP: TLP Sequence Number negative acknowledgement; used to initiate a Data Link Layer Retry
- InitFC1, InitFC2, and UpdateFC DLLPs; used for Flow Control
- · DLLPs used for Power Management


### 3.5.1 Data Link Layer Packet Rules

All DLLP fields marked Reserved (sometimes abbreviated as R) must be filled with all 0's when a DLLP is formed. Values in such fields must be ignored by Receivers. The handling of Reserved values in encoded fields is specified for each case.

All DLLPs include the following fields:

- DLLP Type Specifies the type of DLLP. The defined encodings are shown in Table 3-3.
- 16-bit CRC

See Figure 3-4 below.



OM14303A

Figure 3-4 DLLP Type and CRC Fields

Table 3-3 DLLP Type Encodings

Encodings (b)	DLLP Type
0000 0000	Ack
0000 0001	MRInit - See the MR-IOV Specification <sup>49</sup>

Encodings (b)	DLLP Type
0000 0010	Data_Link_Feature
0001 0000	Nak
0010 0000	PM_Enter_L1
0010 0001	PM_Enter_L23
0010 0011	PM_Active_State_Request_L1
0010 0100	PM_Request_Ack
0011 0000	Vendor-specific
0011 0001	NOP
0100 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	InitFC1-P (v[2:0] specifies Virtual Channel)
0101 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	InitFC1-NP
0110 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	InitFC1-Cpl
0111 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	MRInitFC1 (v[2:0] specifies Virtual Link) - See the MR-IOV Specification 50
1100 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	InitFC2-P
1101 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	InitFC2-NP
1110 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	InitFC2-Cpl
1111 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	MRInitFC2 - See the MR-IOV Specification <sup>51</sup>
1000 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	UpdateFC-P
1001 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	UpdateFC-NP
1010 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	UpdateFC-Cpl
1011 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	MRUpdateFC - See the MR-IOV Specification <sup>52</sup>
All other encodings	Reserved

- For Ack and Nak DLLPs (see Figure 3-5):
  - The AckNak\_Seq\_Num field is used to indicate what TLPs are affected
  - Transmission and reception is handled by the Data Link Layer according to the rules provided in Section 3.6.
- For InitFC1, InitFC2, and UpdateFC DLLPs:
  - The HdrFC field contains the credit value for headers of the indicated type (P, NP, or Cpl).
  - The DataFC field contains the credit value for payload Data of the indicated type (P, NP, or Cpl).

<sup>49.</sup> The MR-IOV protocol uses this encoding for the MRInit negotiation. The MR-IOV protocol assumes that non-MR-IOV components will silently ignore these DLLPs..

<sup>50.</sup> The MR-IOV protocol uses these encodings after the successful completion of MRInit negotiation.

<sup>51.</sup> The MR-IOV protocol uses these encodings after the successful completion of MRInit negotiation.

<sup>52.</sup> The MR-IOV protocol uses these encodings after the successful completion of MRInit negotiation.

- The HdrScale field contains the scaling factor for headers of the indicated type. Encodings are defined in Table 3-4.
- The DataScale field contains the scaling factor for payload data of the indicated type. Encodings are defined in Table 3-4.
- If Scaled Flow Control is activated, the HdrScale and DataScale fields must be set to 01b, 10b, or 11b in all InitFC1, InitFC2, and UpdateFC DLLPs transmitted.
- In UpdateFCs, a Transmitter is only permitted to send non-zero values in the HdrScale and DataScale fields if it supports Scaled Flow Control and it received non-zero values for HdrScale and DataScale in the InitFC1s and InitFC2s it received for this VC.
- $\circ~$  The packet formats are shown in Figure 3-7 , Figure 3-8 , and Figure 3-9 .
- Transmission is triggered by the Data Link Layer when initializing Flow Control for a Virtual Channel (see Section 3.4), and following Flow Control initialization by the Transaction Layer according to the rules in Section 2.6.
- Checked for integrity on reception by the Data Link Layer and if correct, the information content of the DLLP is passed to the Transaction Layer. If the check fails, the information is discarded.
   Note: InitFC1 and InitFC2 DLLPs are used only for VC initialization

Table 3-4 HarScale and DataScale Encodings						
HdrScale or DataScale Value	Scaled Flow Control Supported	Scaling Factor	HdrFC DLLP Field	DataFC DLLP Field		
00b	No	1	HdrFC[7:0]	DataFC[11:0]		
01b	Yes	1	HdrFC[7:0]	DataFC[11:0]		
10b	Yes	4	HdrFC[9:2]	DataFC[13:2]		
11b	Yes	16	HdrFC[11:4]	DataFC[15:4]		

Table 3-4 HdrScale and DataScale Encodings

- For Power Management (PM) DLLPs (see Figure 3-10):
  - Transmission is triggered by the component's power management logic according to the rules in Chapter 5
  - Checked for integrity on reception by the Data Link Layer, then passed to the component's power management logic
- · For Vendor-specific DLLPs (see Figure 3-11)
  - It is recommended that receivers silently ignore Vendor Specific DLLPs unless enabled by implementation specific mechanisms.
  - It is recommended that transmitters not send Vendor Specific DLLPs unless enabled by implementation specific mechanisms.
- For NOP DLLPs (see Figure 3-6)
  - Receivers shall discard this DLLP without action after checking it for data integrity.
- For Data Link Feature DLLPs (see Figure 3-12)
  - The Feature Ack bit is set to indicate that the transmitting Port has received a Data Link Feature DLLP.
  - The Feature Supported bits indicate the features supported by the transmitting Port. These bits equal the value of the Local Data Link Feature Supported field (see Section 7.7.4.2).





Figure 3-5 Data Link Layer Packet Format for Ack and Nak

NOPDataLinkPktFmt


OM13781A

Figure 3-6 NOP Data Link Layer Packet Format




OM13782B

Figure 3-7 Data Link Layer Packet Format for InitFC1



OM13783B

Figure 3-8 Data Link Layer Packet Format for InitFC2



OM13784B

OM14304A

Figure 3-9 Data Link Layer Packet Format for UpdateFC




Figure 3-10 PM Data Link Layer Packet Format





Figure 3-11 Vendor-specific Data Link Layer Packet Format



DataLinkFeatureDLLP

Figure 3-12 Data Link Feature DLLP Format

The following are the characteristics and rules associated with Data Link Layer Packets (DLLPs):

• DLLPs are differentiated from TLPs when they are presented to, or received from, the Physical Layer.

- DLLP data integrity is protected using a 16-bit CRC
- The CRC value is calculated using the following rules (see Figure 3-13):
  - The polynomial used for CRC calculation has a coefficient expressed as 100Bh
  - The seed value (initial value for CRC storage registers) is FFFFh
  - CRC calculation starts with bit 0 of byte 0 and proceeds from bit 0 to bit 7 of each byte
  - Note that CRC calculation uses all bits of the DLLP, regardless of field type, including Reserved fields.
     The result of the calculation is complemented, then placed into the 16-bit CRC field of the DLLP as shown in Table 3-5.

Table 3-5 Mapping of Bits into CRC Field

Table 3-5 Mapping of Bits into CRC Field				
CRC Result Bit	Corresponding Bit Position in the 16-Bit CRC Field			
0	7			
1	6			
2	5			
3	4			
4	3			
5	2			
6	1			
7	0			
8	15			
9	14			
10	13			
11	12			
12	11			
13	10			
14	9			
15	8			




Figure 3-13 Diagram of CRC Calculation for DLLPs

# 3.6 Data Integrity Mechansisms

### 3.6.1 Introduction

The Transaction Layer provides TLP boundary information to the Data Link Layer. This allows the Data Link Layer to apply a TLP Sequence Number and a Link CRC (LCRC) for error detection to the TLP. The Receive Data Link Layer validates received TLPs by checking the TLP Sequence Number, LCRC code and any error indications from the Receive Physical Layer. In case any of these errors are in a TLP, Data Link Layer Retry is used for recovery.

The format of a TLP with the TLP Sequence Number and LCRC code applied is shown in Figure  $\,$  3-14  $\,$ .




Figure 3-14 TLP with LCRC and TLP Sequence Number Applied

On Ports that support Protocol Multiplexing, packets containing a non-zero value in Symbol +0, bits 7:4 are PMUX Packets. For TLPs, these bits must be 0000b. See Appendix G for details.

On Ports that do not support Protocol Multiplexing, Symbol +0, bits 7:4 are Reserved.

### **3.6.2 LCRC, Sequence Number, and Retry Management (TLP Transmitter)**

The TLP transmission path through the Data Link Layer (paths labeled 1 and 3 in Figure 3-1) prepares each TLP for transmission by applying a sequence number, then calculating and appending a Link CRC (LCRC), which is used to ensure the integrity of TLPs during transmission across a Link from one component to another. TLPs are stored in a retry buffer, and are re-sent unless a positive acknowledgement of receipt is received from the other component. If repeated attempts to transmit a TLP are unsuccessful, the Transmitter will determine that the Link is not operating correctly, and will instruct the Physical Layer to retrain the Link (via the LTSSM Recovery state, Section 4.2.6). If Link retraining fails, the Physical Layer will indicate that the Link is no longer up, causing the DLCMSM to move to the DL Inactive state.

The mechanisms used to determine the TLP LCRC and the Sequence Number and to support Data Link Layer Retry are described in terms of conceptual "counters" and "flags". This description does not imply nor require a particular implementation and is used only to clarify the requirements.

### 3.6.2.1 LCRC and Sequence Number Rules (TLP Transmitter)

The following counters and timer are used to explain the remaining rules in this section:

- The following 12-bit counters are used:
  - NEXT\_TRANSMIT\_SEQ Stores the packet sequence number applied to TLPs
    - Set to 000h in DL\_Inactive state
  - ACKD\_SEQ Stores the sequence number acknowledged in the most recently received Ack or Nak DLLP.
    - Set to FFFh in DL\_Inactive state
- The following 2-bit counter is used:
  - REPLAY\_NUM Counts the number of times the Retry Buffer has been re-transmitted

- Set to 00b in DL\_Inactive state
- The following timer is used:
  - REPLAY\_TIMER Counts time that determines when a replay is required, according to the following rules:
    - Started at the last Symbol of any TLP transmission or retransmission, if not already running
    - For each replay, reset and restart REPLAY\_TIMER when sending the last Symbol of the first TLP to be retransmitted
    - Resets and restarts for each Ack DLLP received while there are more unacknowledged TLPs outstanding, if, and only if, the received Ack DLLP acknowledges some TLP in the retry buffer.
      - Note: This ensures that REPLAY\_TIMER is reset only when forward progress is being made
    - Reset and hold until restart conditions are met for each Nak received (except during a replay) or when the REPLAY\_TIMER expires
    - Not advanced during Link retraining (holds its value when the LTSSM is in the Recovery or Configuration state). Refer to Section 4.2.5.3 and Section 4.2.5.4.
    - If Protocol Multiplexing is supported, optionally not advanced during the reception of PMUX Packets (see Appendix G).
    - Resets and holds when there are no outstanding unacknowledged TLPs

The following rules describe how a TLP is prepared for transmission before being passed to the Physical Layer:

- The Transaction Layer indicates the start and end of the TLP to the Data Link Layer while transferring the TLP
  - The Data Link Layer treats the TLP as a "black box" and does not process or modify the contents of the TLP
- Each TLP is assigned a 12-bit sequence number when it is accepted from the Transmit side of the Transaction Layer
  - Upon acceptance of the TLP from the Transaction Layer, the packet sequence number is applied to the TLP by:
    - prepending the 12-bit value in NEXT\_TRANSMIT\_SEQ to the TLP
    - prepending 4 Reserved bits to the TLP, preceding the sequence number (see Figure 3-15)
  - If the equation:

(NEXT\_TRANSMIT\_SEQ - ACKD\_SEQ) mod 4096 >= 2048

Equation 3-1 Tx SEQ Stall

is true, the Transmitter must cease accepting TLPs from the Transaction Layer until the equation is no longer true

 Following the application of NEXT\_TRANSMIT\_SEQ to a TLP accepted from the Transmit side of the Transaction Layer, NEXT\_TRANSMIT\_SEQ is incremented (except in the case where the TLP is nullified):  $\label{eq:NEXT_TRANSMIT_SEQ} \textbf{ NEXT_TRANSMIT\_SEQ + 1) mod 4096} \\ Equation \ \textit{3-2 Tx SEQ Update}$ 




Figure 3-15 TLP Following Application of TLP Sequence Number and Reserved Bits

- TLP data integrity is protected during transfer between Data Link Layers using a 32-bit LCRC
- The LCRC value is calculated using the following mechanism (see Figure 3-16):
  - The polynomial used has coefficients expressed as 04C1 1DB7h
  - The seed value (initial value for LCRC storage registers) is FFFF FFFFh
  - The LCRC is calculated using the TLP following sequence number application (see Figure 3-15)
  - LCRC calculation starts with bit 0 of byte 0 (bit 8 of the TLP sequence number) and proceeds from bit 0 to bit 7 of each successive byte.
  - Note that LCRC calculation uses all bits of the TLP, regardless of field type, including Reserved fields
  - The remainder of the LCRC calculation is complemented, and the complemented result bits are mapped into the 32-bit LCRC field as shown in Table 3-6.

Table 3-6 Mapping of Bits into LCRC Field LCRC Result Bit Corresponding Bit Position in the 32-Bit LCRC Field 0 7 1 6 2 5 3 4 4 3 5 2 6 1 7 0 8 15 9 14 10 13 11 12

LCRC Result Bit	Corresponding Bit Position in the 32-Bit LCRC Field
12	11
13	10
14	9
15	8
16	23
17	22
18	21
19	20
20	19
21	18
22	17
23	16
24	31
25	30
26	29
27	28
28	27
29	26
30	25
31	24




Figure 3-16 Calculation of LCRC

The 32-bit LCRC field is appended to the TLP following the bytes received from the Transaction Layer (see Figure 3-14).

To support cut-through routing of TLPs, a Transmitter is permitted to modify a transmitted TLP to indicate that the Receiver must ignore that TLP ("nullify" the TLP).

- A Transmitter is permitted to nullify a TLP being transmitted. To do this in a way that will robustly prevent misinterpretation or corruption, the Transmitter must do the following:
  - Transmit all DWs of the TLP when the Physical Layer is using 128b/130b encoding (see <u>Section</u> 4.2.2.3.1)
  - Use the remainder of the calculated LCRC value without inversion (the logical inverse of the value normally used)
  - Indicate to the Transmit Physical Layer that the TLP is nullified
- When this is done, the Transmitter does not increment NEXT\_TRANSMIT\_SEQ

The following rules describe the operation of the Data Link Layer Retry Buffer, from which TLPs are re-transmitted when necessary:

Copies of Transmitted TLPs must be stored in the Data Link Layer Retry Buffer, except for nullified TLPs.

When a replay is initiated, either due to reception of a Nak or due to REPLAY\_TIMER expiration, the following rules describe the sequence of operations that must be followed:

- If all TLPs transmitted have been acknowledged (the Retry Buffer is empty), terminate replay, otherwise continue.
- Increment REPLAY\_NUM. When the replay is initiated by the reception of a Nak that acknowledged some TLPs in the retry buffer, REPLAY\_NUM is reset. It is then permitted (but not required) to be incremented.
  - If REPLAY\_NUM rolls over from 11b to 00b, the Transmitter signals the Physical Layer to retrain the Link, and waits for the completion of retraining before proceeding with the replay. This is a reported error associated with the Port (see Section 6.2).
    - Note that Data Link Layer state, including the contents of the Retry Buffer, are not reset by this action unless the Physical Layer reports Physical LinkUp = 0b (causing the Data Link Control and Management State Machine to transition to the DL\_Inactive state).
  - If REPLAY\_NUM does not roll over from 11b to 00b, continue with the replay.
- Block acceptance of new TLPs from the Transmit Transaction Layer.
- Complete transmission of any TLP currently being transmitted.
- Retransmit unacknowledged TLPs, starting with the oldest unacknowledged TLP and continuing in original transmission order
  - Reset and restart REPLAY TIMER when sending the last Symbol of the first TLP to be retransmitted
  - Once all unacknowledged TLPs have been re-transmitted, return to normal operation.
  - If any Ack or Nak DLLPs are received during a replay, the Transmitter is permitted to complete the replay without regard to the Ack or Nak DLLP(s), or to skip retransmission of any newly acknowledged TLPs.
    - Once the Transmitter has started to resend a TLP, it must complete transmission of that TLP in all cases.
  - Ack and Nak DLLPs received during a replay must be processed, and may be collapsed
    - Example: If multiple Acks are received, only the one specifying the latest Sequence Number value must be considered - Acks specifying earlier Sequence Number values are effectively "collapsed" into this one

- Example: During a replay, Nak is received, followed by an Ack specifying a later Sequence Number - the Ack supersedes the Nak, and the Nak is ignored Note: Since all entries in the Retry Buffer have already been allocated space in the Receiver by the Transmitter's Flow Control gating logic, no further flow control synchronization is necessary.
- Re-enable acceptance of new TLPs from the Transmit Transaction Layer.

A replay can be initiated by the expiration of REPLAY\_TIMER, or by the receipt of a Nak. The following rule covers the expiration of REPLAY\_TIMER:

- If the Transmit Retry Buffer contains TLPs for which no Ack or Nak DLLP has been received, and (as indicated by REPLAY\_TIMER) no Ack or Nak DLLP has been received for a period exceeding the REPLAY\_TIMER Limit, the Transmitter initiates a replay.
  - Simplified REPLAY\_TIMER Limits are:
    - A value from 24,000 to 31,000 Symbol Times when the Extended Synch bit is Clear.
    - A value from 80,000 to 100,000 Symbol Times when the Extended Synch bit is Set.
    - If the Extended Synch bit changes state while unacknowledged TLPs are outstanding, implementations are permitted to adjust their REPLAY\_TIMER Limit when the Extended Synch bit changes state or the next time the REPLAY\_TIMER is reset.
  - Implementations that support 16.0 GT/s or higher data rates must use the Simplified REPLAY\_TIMER
     Limits for operation at all data rates.
  - Implementations that only support data rates less than 16.0 GT/s are strongly recommended to use the Simplified REPLAY\_TIMER Limits for operation at all data rates, but they are permitted to use the REPLAY\_TIMER Limits described in the [PCIe-3.1].

This is a Replay Timer Timeout error and it is a reported error associated with the Port (see Section 6.2).

### **IMPLEMENTATION NOTE**

# Determining REPLAY\_TIMER Limit Values

Replays are initiated primarily with a Nak DLLP, and the REPLAY\_TIMER serves as a secondary mechanism. Since it is a secondary mechanism, the REPLAY\_TIMER Limit has a relatively small effect on the average time required to convey a TLP across a Link. The Simplified REPLAY\_TIMER Limits have been defined so that no adjustments are required for ASPM LOs, Retimers, or other items as in previous revisions of this specification.

TLP Transmitters and compliance tests must base replay timing as measured at the Port of the TLP Transmitter. Timing starts with either the last Symbol of a transmitted TLP, or else the last Symbol of a received Ack DLLP, whichever determines the oldest unacknowledged TLP. Timing ends with the First Symbol of TLP retransmission.

When measuring replay timing to the point when TLP retransmission begins, compliance tests must allow for any other TLP or DLLP transmission already in progress in that direction (thus preventing the TLP retransmission).

### IMPLEMENTATION NOTE

# **Recommended Priority of Scheduled Transmissions**

When multiple DLLPs of the same type are scheduled for transmission but have not yet been transmitted, it is possible in many cases to "collapse" them into a single DLLP. For example, if a scheduled Ack DLLP transmission is stalled waiting for another transmission to complete, and during this time another Ack is scheduled for transmission, it is only necessary to transmit the second Ack, since the information it provides will supersede the information in the first Ack.

In addition to any TLP from the Transaction Layer (or the Retry Buffer, if a replay is in progress), Multiple DLLPs of different types may be scheduled for transmission at the same time, and must be prioritized for transmission. The following list shows the preferred priority order for selecting information for transmission. Note that the priority of the NOP DLLP and the Vendor-Specific DLLP is not listed, as usage of these DLLPs is completely implementation specific, and there is no recommended priority. Note that this priority order is a guideline, and that in all cases a fairness mechanism is highly recommended to ensure that no type of traffic is blocked for an extended or indefinite period of time by any other type of traffic. Note that the Ack Latency Limit value and REPLAY\_TIMER Limit specify requirements measured at the Port of the component, and the internal arbitration policy of the component must ensure that these externally measured requirements are met.

- 1. Completion of any transmission (TLP or DLLP) currently in progress (highest priority)
- 2. Nak DLLP transmissions
- 3. Ack DLLP transmissions scheduled for transmission as soon as possible due to: receipt of a duplicate TLP -OR- expiration of the Ack latency timer (see Section 3.6.3.1)
- 4. FC DLLP transmissions required to satisfy Section 2.6
- 5. Retry Buffer re-transmissions
- 6. TLPs from the Transaction Layer
- 7. FC DLLP transmissions other than those required to satisfy Section 2.6
- 8. All other DLLP transmissions (lowest priority)

### 3.6.2.2 Handling of Received DLLPs

Since Ack/Nak and Flow Control DLLPs affect TLPs flowing in the opposite direction across the Link, the TLP transmission mechanisms in the Data Link Layer are also responsible for Ack/Nak and Flow Control DLLPs received from the other component on the Link. These DLLPs are processed according to the following rules (see Figure 3-17):

- If the Physical Layer indicates a Receiver Error, discard any DLLP currently being received and free any storage allocated for the DLLP. Note that reporting such errors to software is done by the Physical Layer (and, therefore, are not reported by the Data Link Layer).
- For all received DLLPs, the CRC value is checked by:
  - Applying the same algorithm used for calculation of transmitted DLLPs to the received DLLP, not including the 16-bit CRC field of the received DLLP
  - Comparing the calculated result with the value in the CRC field of the received DLLP
    - If not equal, the DLLP is corrupt

- A corrupt received DLLP is discarded. This is a Bad DLLP error and is a reported error associated with the Port (see Section 6.2).
- A received DLLP that is not corrupt, but that uses unsupported DLLP Type encodings is discarded without further action. This is not considered an error.
- · Non-zero values in Reserved fields are ignored.
- Receivers must process all DLLPs received at the rate they are received




Figure 3-17 Received DLLP Error Check Flowchart

- · Received NOP DLLPs are discarded
- Received FC DLLPs are passed to the Transaction Layer
- Received PM DLLPs are passed to the component's power management control logic

- For Ack and Nak DLLPs, the following steps are followed (see Figure 3-18):
  - If the Sequence Number specified by the AckNak\_Seq\_Num does not correspond to an unacknowledged TLP, or to the value in ACKD\_SEQ, the DLLP is discarded
    - This is a Data Link Protocol Error, which is a reported error associated with the Port (see Section 6.2).

Note that it is not an error to receive an Ack DLLP when there are no outstanding unacknowledged TLPs, including the time between reset and the first TLP transmission, as long as the specified Sequence Number matches the value in ACKD\_SEQ.

- If the AckNak\_Seq\_Num does not specify the Sequence Number of the most recently acknowledged TLP, then the DLLP acknowledges some TLPs in the retry buffer:
  - Purge from the retry buffer all TLPs from the oldest to the one corresponding to the AckNak\_Seq\_Num
  - Load ACKD\_SEQ with the value in the AckNak\_Seq\_Num field
  - Reset REPLAY\_NUM and REPLAY\_TIMER
- If the DLLP is a Nak, initiate a replay (see above)

Note: Receipt of a Nak is not a reported error.




Figure 3-18 Ack/Nak DLLP Processing Flowchart

The following rules describe the operation of the Data Link Layer Retry Buffer, from which TLPs are re-transmitted when necessary:

• Copies of Transmitted TLPs must be stored in the Data Link Layer Retry Buffer

## **3.6.3 LCRC and Sequence Number (TLP Receiver)**

The TLP Receive path through the Data Link Layer (paths labeled 2 and 4 in Figure 3-1) processes TLPs received by the Physical Layer by checking the LCRC and sequence number, passing the TLP to the Receive Transaction Layer if OK and requesting a replay if corrupted.

The mechanisms used to check the TLP LCRC and the Sequence Number and to support Data Link Layer Retry are described in terms of conceptual "counters" and "flags". This description does not imply or require a particular implementation and is used only to clarify the requirements.

#### 3.6.3.1 LCRC and Sequence Number Rules (TLP Receiver)

The following counter, flag, and timer are used to explain the remaining rules in this section:

- The following 12-bit counter is used:
  - NEXT\_RCV\_SEQ Stores the expected Sequence Number for the next TLP
    - Set to 000h in DL\_Inactive state
- The following flag is used:
  - NAK\_SCHEDULED
    - Cleared when in DL\_Inactive state
- The following timer is used:
  - AckNak\_LATENCY\_TIMER Counts time that determines when an Ack DLLP becomes scheduled for transmission, according to the following rules:
    - Set to 0 in DL\_Inactive state
    - Restart from 0 each time an Ack or Nak DLLP is scheduled for transmission; Reset to 0 when all TLPs received have been acknowledged with an Ack DLLP
    - If there are initially no unacknowledged TLPs and a TLP is then received, the AckNak\_LATENCY\_TIMER starts counting only when the TLP has been forwarded to the Receive Transaction Layer

The following rules are applied in sequence to describe how received TLPs are processed, and what events trigger the transmission of Ack and Nak DLLPs (see Figure 3-19):

- If the Physical Layer indicates a Receiver Error, discard any TLP currently being received and free any storage allocated for the TLP. Note that reporting such errors to software is done by the Physical Layer (and so are not reported by the Data Link Layer).
  - If a TLP was being received at the time the Receiver Error was indicated and the NAK\_SCHEDULED flag is clear,
    - Schedule a Nak DLLP for transmission immediately
    - Set the NAK\_SCHEDULED flag
- If the Physical Layer reports that the received TLP was nullified, and the LCRC is the logical NOT of the calculated value, discard the TLP and free any storage allocated for the TLP. This is not considered an error.
- If TLP was nullified but the LCRC does not match the logical NOT of the calculated value, the TLP is corrupt discard the TLP and free any storage allocated for the TLP.
  - If the NAK\_SCHEDULED flag is clear,
    - Schedule a Nak DLLP for transmission immediately
    - Set the NAK\_SCHEDULED flag
       This is a Bad TLP error and is a reported error associated with the Port (see Section 6.2).
- The LCRC value is checked by:
  - Applying the same algorithm used for calculation (above) to the received TLP, not including the 32-bit LCRC field of the received TLP
  - Comparing the calculated result with the value in the LCRC field of the received TLP

- if not equal, the TLP is corrupt discard the TLP and free any storage allocated for the TLP
  - If the NAK\_SCHEDULED flag is clear,
    - schedule a Nak DLLP for transmission immediately
    - set the NAK\_SCHEDULED flag

This is a Bad TLP error and is a reported error associated with the Port (see Section 6.2).

- If the TLP Sequence Number is not equal to the expected value, stored in NEXT\_RCV\_SEQ:
  - Discard the TLP and free any storage allocated for the TLP
  - If the TLP Sequence Number satisfies the following equation: (NEXT\_RCV\_SEQ - TLP Sequence Number) mod 4096 <= 2048</li>

the TLP is a duplicate, and an Ack DLLP is scheduled for transmission (per transmission priority rules)

- Otherwise, the TLP is out of sequence (indicating one or more lost TLPs):
  - if the NAK\_SCHEDULED flag is clear,
    - schedule a Nak DLLP for transmission immediately
    - set the NAK\_SCHEDULED flag

This is a Bad TLP error and is a reported error associated with the Port (see Section 6.2).

Regardless of the state of the NAK\_SCHEDULED flag, it is permitted for this to be a reported error associated with the Port (see Section 6.2), and this permitted behavior is illustrated in Figure 3-17. However, in order to prevent error pollution it is recommended that the Port only report such an error when the NAK\_SCHEDULED flag is clear.

- If the TLP Sequence Number is equal to the expected value stored in NEXT\_RCV\_SEQ:
  - The four Reserved bits, TLP Sequence Number, and LCRC (see Figure 3-14) are removed and the remainder of the TLP is forwarded to the Receive Transaction Layer
    - The Data Link Layer indicates the start and end of the TLP to the Transaction Layer while transferring the TLP
      - The Data Link Layer treats the TLP as a "black box" and does not process or modify the contents of the TLP
    - Note that the Receiver Flow Control mechanisms do not account for any received TLPs until the TLP(s) are forwarded to the Receive Transaction Layer
  - NEXT\_RCV\_SEQ is incremented
  - If Set, the NAK\_SCHEDULED flag is cleared




Figure 3-19 Receive Data Link Layer Handling of TLPs

- A TLP Receiver must schedule an Ack DLLP such that it will be transmitted no later than when all of the following conditions are true:
  - The Data Link Control and Management State Machine is in the DL\_Active state
  - TLPs have been forwarded to the Receive Transaction Layer, but not yet acknowledged by sending an Ack DLLP
  - The AckNak\_LATENCY\_TIMER reaches or exceeds the value specified in Table 3-7 for 2.5 GT/s mode operation, Table 3-8 for 5.0 GT/s mode operation, Table 3-9 for 8.0 GT/s and higher mode operation
  - The Link used for Ack DLLP transmission is already in L0 or has transitioned to L0
  - Note: if not already in L0, the Link must transition to L0 in order to transmit the Ack DLLP
  - $\circ~$  Another TLP or DLLP is not currently being transmitted on the Link used for Ack DLLP transmission
  - The NAK\_SCHEDULED flag is clear
  - Note: The AckNak\_LATENCY\_TIMER must be restarted from 0 each time an Ack or Nak DLLP is scheduled for transmission
- Data Link Layer Ack DLLPs may be scheduled for transmission more frequently than required
- Data Link Layer Ack and Nak DLLPs specify the value (NEXT\_RCV\_SEQ 1) in the AckNak\_Seq\_Num field

Table 3-7, Table 3-8, and Table 3-9 define the threshold values for the AckNak\_LATENCY\_TIMER, which for any specific case is called the Ack Latency Limit.

TLP Receivers and compliance tests must base Ack Latency timing as measured at the Port of the TLP Receiver, starting with the time the last Symbol of a TLP is received to the first Symbol of the Ack DLLP being transmitted.

When measuring until the Ack DLLP is transmitted, compliance tests must allow for any TLP or other DLLP transmission already in progress in that direction (thus preventing the Ack DLLP transmission). If <u>L0s</u> is enabled, compliance tests must allow for the <u>L0s</u> exit latency of the Link in the direction that the Ack DLLP is being transmitted. If the Extended Synch bit of the Link Control register is Set, compliance tests must also allow for its effect on L0s exit latency.

TLP Receivers are not required to adjust their Ack DLLP scheduling based upon <u>L0s</u> exit latency or the value of the Extended Synch bit.

Table 3-7 Maximum Ack Latency Limits for 2.5 GT/s (Symbol Times)

		Link Operating Width						
		x1	x2	х4	х8	x12	x16	x32
Max_Payload_Size (bytes)	128	237	128	73	67	58	48	33
	256	416	217	118	107	90	72	45
	512	559	289	154	86	109	86	52
	1024	1071	545	282	150	194	150	84
	2048	2095	1057	538	278	365	278	148
	4096	4143	2081	1050	534	706	534	276

Table 3-8 Maximum Ack Latency Limits for 5.0 GT/s (Symbol Times)

		Link Operating Width						
		х1	x2	х4	x8	x12	x16	x32
	128	288	179	124	118	109	99	84
	256	467	268	169	158	141	123	96
Max_Payload_Size	512	610	340	205	137	160	137	103
(bytes)	1024	1122	596	333	201	245	201	135
	2048	2146	1108	589	329	416	329	199
	4096	4194	2132	1101	585	757	585	327

Table 3-9 Maximum Ack Latency Limits for 8.0 GT/s and higher data rates (Symbol Times)

		Link Operating Width						
		x1	x2	х4	х8	x12	x16	x32
	128	333	224	169	163	154	144	129
	256	512	313	214	203	186	168	141
Max_Payload_Size	512	655	385	250	182	205	182	148
(bytes)	1024	1167	641	378	246	290	246	180
	2048	2191	1153	634	374	461	374	244
	4096	4239	2177	1146	630	802	630	372

## **Retry Buffer Sizing**

The Retry Buffer should be large enough to ensure that under normal operating conditions, transmission is never throttled because the retry buffer is full. In determining the optimal buffer size, one must consider the Ack Latency value, Ack delay caused by the Receiver already transmitting another TLP, the delays caused by the physical Link interconnect, and the time required to process the received Ack DLLP.

Given two components A and B, the <u>LOs</u> exit latency required by A's Receiver should be accounted for when sizing A's transmit retry buffer, as is demonstrated in the following example:

- A exits L0s on its Transmit path to B and starts transmitting a long burst of write Requests to B
- B initiates L0s exit on its Transmit path to A, but the L0s exit time required by A's Receiver is large
- Meanwhile, B is unable to send Ack DLLPs to A, and A stalls due to lack of Retry Buffer space
- The Transmit path from B to A returns to L0, B transmits an Ack DLLP to A, and the stall is resolved

This stall can be avoided by matching the size of a component's Transmitter Retry Buffer to the Los exit latency required by the component's Receiver, or, conversely, by matching the Receiver Los exit latency to the desired size of the Retry Buffer.

Ack Latency Limit values were chosen to allow implementations to achieve good performance without requiring an uneconomically large retry buffer. To enable consistent performance across a general purpose interconnect with differing implementations and applications, it is necessary to set the same requirements for all components without regard to the application space of any specific component. If a component does not require the full transmission bandwidth of the Link, it may reduce the size of its retry buffer below the minimum size required to maintain available retry buffer space with the Ack Latency Limit values specified.

Note that the Ack Latency Limit values specified ensure that the range of permitted outstanding TLP Sequence Numbers will never be the limiting factor causing transmission stalls.

Retimers add latency (see Section 4.3.8) and operating in SRIS can add latency. Implementations are strongly encouraged to consider these effects when determining the optimal buffer size.

## **Physical Layer Logical Block**

### 4.1 Introduction

The Physical Layer isolates the Transaction and Data Link Layers from the signaling technology used for Link data interchange. The Physical Layer is divided into the logical and electrical sub-blocks (see Figure 4-1).






Figure 4-1 Layering Diagram Highlighting Physical Layer

Chapter 4 describes the logical sub-block and Chapter 8 describes the electrical sub-block.<sup>54</sup>

## 4.2 Logical Sub-block

The logical sub-block has two main sections: a Transmit section that prepares outgoing information passed from the Data Link Layer for transmission by the electrical sub-block, and a Receiver section that identifies and prepares received information before passing it to the Data Link Layer.

The logical sub-block and electrical sub-block coordinate the state of each Transceiver through a status and control register interface or functional equivalent. The logical sub-block directs control and management functions of the Physical Layer.

<sup>54.</sup> Prior to [PCIe-4.0] Chapter 4 described both logical and electrical sub-blocks. With [PCIe-4.0], section 4.3 was moved to a new Chapter 8 and a new section 4.3 was added containing Retimer information.

PCI Express uses 8b/10b encoding when the data rate is 2.5 GT/s or 5.0 GT/s. For data rates greater than or equal to 8.0 GT/s, it uses a per-Lane code along with physical layer encapsulation.

## 4.2.1 Encoding for 2.5 GT/s and 5.0 GT/s Data Rates

### 4.2.1.1 Symbol Encoding

At 2.5 and 5.0 GT/s, PCI Express uses an 8b/10b transmission code. The definition of this transmission code is identical to that specified in ANSI X3.230-1994, clause 11 (and also IEEE 802.3z, 36.2.4). Using this scheme, 8-bit data characters are treated as 3 bits and 5 bits mapped onto a 4-bit code group and a 6-bit code group, respectively. The control bit in conjunction with the data character is used to identify when to encode one of the 12 Special Symbols included in the 8b/10b transmission code. These code groups are concatenated to form a 10-bit Symbol. As shown in Figure 4-2, ABCDE maps to abcdei and FGH maps to fghj.




Figure 4-2 Character to Symbol Mapping

#### 4.2.1.1.1 Serialization and De-serialization of Data

The bits of a Symbol are placed on a Lane starting with bit "a" and ending with bit "j". Examples are shown in Figure 4-3 and Figure 4-4.




Figure 4-3 Bit Transmission Order on Physical Lanes - x1 Example




Figure 4-4 Bit Transmission Order on Physical Lanes - x4 Example

### 4.2.1.1.2 Special Symbols for Framing and Link Management (K Codes)

The 8b/10b encoding scheme provides Special Symbols that are distinct from the Data Symbols used to represent Characters. These Special Symbols are used for various Link Management mechanisms described later in this chapter. Special Symbols are also used to frame DLLPs and TLPs<sup>55</sup>, using distinct Special Symbols to allow these two types of Packets to be quickly and easily distinguished.

Table 4-1 shows the Special Symbols used for PCI Express and provides a brief description for each. These Symbols will be discussed in greater detail in following sections. Each of these Special Symbols, as well as the data Symbols, must be interpreted by looking at the 10-bit Symbol in its entirety.

Table 4-1 Special Symbols

Encoding	Symbol	Name	Description
K28.5	СОМ	Comma	Used for Lane and Link initialization and management
K27.7	STP	Start TLP	Marks the start of a Transaction Layer Packet
K28.2	SDP	Start DLLP	Marks the start of a Data Link Layer Packet
K29.7	END	End	Marks the end of a Transaction Layer Packet or a Data Link Layer Packet
K30.7	EDB	EnD Bad	Marks the end of a nullified TLP
K23.7	PAD	Pad	Used in Framing and Link Width and Lane ordering negotiations
K28.0	SKP	Skip	Used for compensating for different bit rates for two communicating Ports
K28.1	FTS	Fast Training Sequence	Used within an Ordered Set to exit from L0s to L0
K28.3	IDL	Idle	Used in the Electrical Idle Ordered Set (EIOS)
K28.4			Reserved
K28.6			Reserved
K28.7	EIE	Electrical Idle Exit	Reserved in 2.5 GT/s  Used in the Electrical Idle Exit Ordered Set (EIEOS) and sent prior to sending FTS at data rates other than 2.5 GT/s

#### 4.2.1.1.3 8b/10b Decode Rules

The Symbol tables for the valid 8b/10b codes are given in Appendix B. These tables have one column for the positive disparity and one column for the negative disparity.

A Transmitter is permitted to pick any disparity, unless otherwise required, when first transmitting differential data after being in an Electrical Idle state. The Transmitter must then follow proper 8b/10b encoding rules until the next Electrical Idle state is entered.

The initial disparity for a Receiver that detects an exit from Electrical Idle is set to the disparity of the first Symbol used to obtain Symbol lock. Disparity may also be reinitialized if Symbol lock is lost and regained during the transmission of differential information due to an implementation specific number of errors. All following received Symbols after the initial disparity is set must be found in the proper column corresponding to the current running disparity.

If a received Symbol is found in the column corresponding to the incorrect running disparity or if the Symbol does not correspond to either column, the Physical Layer must notify the Data Link Layer that the received Symbol is invalid. This is a Receiver Error, and is a reported error associated with the Port (see Section 6.2).

## 4.2.1.2 Framing and Application of Symbols to Lanes

There are two classes of framing and application of Symbols to Lanes. The first class consists of the Ordered Sets and the second class consists of TLPs and DLLPs. Ordered Sets are always transmitted serially on each Lane, such that a full Ordered Set appears simultaneously on all Lanes of a multi-Lane Link.

The Framing mechanism uses Special Symbol K28.2 "SDP" to start a DLLP and Special Symbol K27.7 "STP" to start a TLP. The Special Symbol K29.7 "END" is used to mark the end of either a TLP or a DLLP.

The conceptual stream of Symbols must be mapped from its internal representation, which is implementation dependent, onto the external Lanes. The Symbols are mapped onto the Lanes such that the first Symbol (representing Character 0) is placed onto Lane 0; the second is placed onto Lane 1; etc. The x1 Link represents a degenerate case and the mapping is trivial, with all Symbols placed onto the single Lane in order.

When no packet information or special Ordered Sets are being transmitted, the Transmitter is in the Logical Idle state. During this time idle data must be transmitted. The idle data must consist of the data byte 0 (00 Hexadecimal), scrambled according to the rules of Section 4.2.1.3 and 8b/10b encoded according to the rules of Section 4.2.1.1, in the same way that TLP and DLLP Data Symbols are scrambled and encoded. Likewise, when the Receiver is not receiving any packet information or special Ordered Sets, the Receiver is in Logical Idle and shall receive idle data as described above. During transmission of the idle data, the SKP Ordered Set must continue to be transmitted as specified in Section 4.2.7.

For the following rules, "placed" is defined to mean a requirement on the Transmitter to put the Symbol into the proper Lane of a Link.

- TLPs must be framed by placing an STP Symbol at the start of the TLP and an END Symbol or EDB Symbol at the end of the TLP (see Figure 4-5).
- A properly formed TLP contains a minimum of 18 symbols between the STP and END or EDB Symbols. If a
  received sequence has less than 18 symbols between the STP and END or EDB symbols, the receiver is
  permitted to treat this as a Receiver Error.
  - If checked, this is a reported error associated with the Receiving Port (see Section 6.2).
- DLLPs must be framed by placing an SDP Symbol at the start of the DLLP and an END Symbol at the end of the DLLP (see Figure 4-6).
- Logical Idle is defined to be a period of one or more Symbol Times when no information: TLPs, DLLPs or any
  type of Special Symbol is being Transmitted/Received. Unlike Electrical Idle, during Logical Idle the Idle
  Symbol (00h) is being transmitted and received.
  - When the Transmitter is in Logical Idle, the Logical Idle data (00h) shall be transmitted on all Lanes.
     This is scrambled according to the rules in Section 4.2.1.3.
  - Receivers must ignore incoming Logical Idle data, and must not have any dependency other than scramble sequencing on any specific data patterns.
- For Links wider than x1, the STP Symbol (representing the start of a TLP) must be placed in Lane 0 when starting Transmission of a TLP from a Logical Idle Link condition.
- For Links wider than x1, the SDP Symbol (representing the start of a DLLP) must be placed in Lane 0 when starting Transmission of a DLLP from a Logical Idle Link condition.
- The STP Symbol must not be placed on the Link more frequently than once per Symbol Time.
- The SDP Symbol must not be placed on the Link more frequently than once per Symbol Time.
- As long as the above rules are satisfied, TLP and DLLP Transmissions are permitted to follow each other successively.
- One STP Symbol and one SDP Symbol may be placed on the Link in the same Symbol Time.

- Links wider than x4 can have STP and SDP Symbols placed in Lane 4\*N, where N is a positive integer.
   For example, for x8, STP and SDP Symbols can be placed in Lanes 0 and 4; and for x16, STP and SDP Symbols can be placed in Lanes 0, 4, 8, or 12.
- For xN Links where N is 8 or more, if an END or EDB Symbol is placed in a Lane K, where K does not equal N-1, and is not followed by a STP or SDP Symbol in Lane K+1 (i.e., there is no TLP or DLLP immediately following), then PAD Symbols must be placed in Lanes K+1 to Lane N-1.
  - For example, on a x8 Link, if END or EDB is placed in Lane 3, PAD must be placed in Lanes 4 to 7, when not followed by STP or SDP.
- The EDB Symbol is used to mark the end of a nullified TLP. Refer to <u>Section 3.6.2.1</u> for information on the usage of EDB.
- Receivers may optionally check for violations of the rules of this section. These checks are independently optional (see Section 6.2.3.4). If checked, violations are Receiver Errors, and are reported errors associated with the Port (see Section 6.2).




Figure 4-5 TLP with Framing Symbols Applied

OM13794




Figure 4-6 DLLP with Framing Symbols Applied




Figure 4-7 Framed TLP on a x1 Link




Figure 4-8 Framed TLP on a x2 Link




Figure 4-9 Framed TLP on a x4 Link

## 4.2.1.3 Data Scrambling

In order to improve electrical characteristics of a Link, data is typically scrambled. This involves XORing the data stream with a pattern generated by a Linear Feedback Shift Register (LFSR). On the Transmit side, scrambling is applied to characters prior to the 8b/10b encoding. On the Receive side, de-scrambling is applied to characters after 8b/10b decoding.

On a multi-Lane Link, the scrambling function can be implemented with one or many LFSRs. When there is more than one Transmit LFSR per Link, these must operate in concert, maintaining the same simultaneous (Lane-to-Lane Output Skew) value in each LFSR. When there is more than one Receive LFSR per Link, these must operate in concert, maintaining the same simultaneous (Lane-to-Lane Skew) value in each LFSR. Regardless of how they are implemented, LFSRs must interact with data on a Lane-by-Lane basis as if there was a separate LFSR as described here for each Lane within that Link.

The LFSR is graphically represented in Figure 4-10. Scrambling or unscrambling is performed by serially XORing the 8-bit (D0-D7) character with the 16-bit (D0-D15) output of the LFSR. An output of the LFSR, D15, is XORed with D0 of the data to be processed. The LFSR and data register are then serially advanced and the output processing is repeated for D1 through D7. The LFSR is advanced after the data is XORed. The LFSR implements the polynomial:

$$G(X)=X^{16}+X^5+X^4+X^3+1$$

The mechanism(s) and/or interface(s) utilized by the Data Link Layer to notify the Physical Layer to disable scrambling is implementation specific and beyond the scope of this specification.

The data scrambling rules are the following:

- The COM Symbol initializes the LFSR.
- The LFSR value is advanced eight serial shifts for each Symbol except the SKP.
- All data Symbols (D codes) except those within Ordered Sets (e.g., TS1, TS2, EIEOS), the Compliance Pattern (see Section 4.2.8), and the Modified Compliance Pattern (see Section 4.2.9) are scrambled.
- All special Symbols (K codes) are not scrambled.

- The initialized value of an LFSR seed (D0-D15) is FFFFh. Immediately after a COM exits the Transmit LFSR, the
  LFSR on the Transmit side is initialized. Every time a COM enters the Receive LFSR on any Lane of that Link, the
  LFSR on the Receive side is initialized.
- Scrambling can only be disabled at the end of Configuration (see Section 4.2.6.3.5).
- · Scrambling does not apply to a Loopback Slave.
- · Scrambling is always enabled in Detect by default.

## **Disabling Scrambling**

Disabling scrambling is intended to help simplify test and debug equipment. Control of the exact data patterns is useful in a test and debug environment. Since scrambling is reset at the Physical Layer there is no reasonable way to reliably control the state of the data transitions through software. Thus, the Disable Scrambling bit in the TS1 and TS2 Ordered Sets is provided for these purposes.

The mechanism(s) and/or interface(s) utilized by the Data Link Layer to notify the Physical Layer to disable scrambling is implementation specific and beyond the scope of this specification.

For more information on scrambling, see Appendix C.




Figure 4-10 LFSR with 8b/10b Scrambling Polynomial

## 4.2.2 Encoding for 8.0 GT/s and Higher Data Rates

When a PCI Express Link is operating at a data rate of 8.0 GT/s or higher, it uses the encoding rules described in this subsection: 128b/130b encoding. For backwards compatibility, the Link initially trains to L0 at the 2.5 GT/s data rate using 8b/10b encoding as described in Section 4.2.1, then when the data rate is changed to 8.0 GT/s or higher, 128b/130b encoding is used. 128b/130b encoding is a Link-wide packetization mechanism and a per-Lane block code with scrambling. The basic entity of data transmission is an 8-bit data character, referred to as a Symbol, as shown in Figure 4-11 and Figure 4-12.

# Symbol in 128b/130b Encoding Scheme

In the 128b/130b encoding scheme, the Symbol is one byte long, similar to the 10-bit Symbol of 8b/10b encoding.

### 4.2.2.1 Lane Level Encoding

The physical layer uses a per-Lane block code. Each Block consists of a 2-bit Sync Header and a payload. There are two valid Sync Header encodings: 10b and 01b. The Sync Header defines the type of payload that the Block contains.

A Sync Header of 10b indicates a Data Block. Each Data Block has a 128 bit payload, resulting in a Block size of 130 bits. The payload is a Data Stream described in Section 4.2.2.3.

A Sync Header of 01b indicates an Ordered Set Block. Each Ordered Set Block has a 128 bit payload, resulting is a Block size of 130 bits except for the SKP Ordered Set which can be of variable length.

All Lanes of a multi-Lane Link must transmit Blocks with the same Sync Header simultaneously, except when transmitting Jitter Measurement Pattern in Polling.Compliance.

The bit transmission order is as follows. A Sync Header represented as ' $H_1H_0$ ' is placed on a Lane starting with ' $H_0$ ' and ending with ' $H_1$ '. A Symbol, represented as ' $S_7S_6S_5S_4S_3S_2S_1S_0$ ', is placed on a Lane starting with ' $S_0$ ' and ending with ' $S_7$ '. In the diagrams that show a time scale, bits represent the transmission order. In layout diagrams, bits are arranged in little-endian format, consistent with packet layout diagrams in other chapters of this specification.




Figure 4-11 Example of Bit Transmission Order in a x1 Link Showing 130 Bits of a Block




Figure 4-12 Example of Bit Placement in a x4 Link with One Block per Lane

#### 4.2.2.2 Ordered Set Blocks

An Ordered Set Block contains a Sync Header followed by one Ordered Set. All Lanes of a multi-Lane Link must transmit the same Ordered Set type simultaneously. The first Symbol of the Ordered Set defines the type of Ordered Set. Subsequent symbols of the Ordered Set are defined by the Ordered Set type and need not be identical across lanes of a multi-Lane Link. The Ordered Sets are described in detail in Section 4.2.4 and Section 4.2.7.

#### 4.2.2.2.1 Block Alignment

During Link training, the 130 bits of the Electrical Idle Exit Ordered Set (EIEOS) are a unique bit pattern that Receivers use to determine the location of the Block Sync Headers in the received bit stream. Conceptually, Receivers can be in three different phases of Block alignment: Unaligned, Aligned, and Locked. These phases are defined to illustrate the required behavior, but are not meant to specify a required implementation.

#### **Unaligned Phase**

Receivers enter this phase after a period of Electrical Idle, such as when the data rate is changed to one that uses 128b/130b encoding or when they exit a low-power Link state, or if directed (by an implementation specific

method). In this phase, Receivers monitor the received bit stream for the EIEOS bit pattern. When one is detected, they adjust their alignment to it and proceed to the Aligned phase.

#### **Aligned Phase**

Receivers monitor the received bit stream for the EIEOS bit pattern and the received Blocks for a Start of Data Stream (SDS) Ordered Set. If an EIEOS bit pattern is detected on an alignment that does not match the current alignment, Receivers must adjust their alignment to the newly received EIEOS bit pattern. If an SDS Ordered Set is received, Receivers proceed to the Locked phase. Receivers are permitted to return to the Unaligned phase if an undefined Sync Header (00b or 11b) is received.

#### **Locked Phase**

Receivers must not adjust their Block alignment while in this phase. Data Blocks are expected to be received after an SDS Ordered Set, and adjusting the Block alignment would interfere with the processing of these Blocks. Receivers must return to the Unaligned or Aligned phase if an undefined Sync Header is received.

## **IMPLEMENTATION NOTE**

## **Detection of Loss of Block Alignment**

The sequence of EIEOS and TS Ordered Sets transmitted during training sequences will cause misaligned Receivers to detect an undefined Sync Header.

#### Additional Requirements:

- While in the Aligned or Locked phase, Receivers must adjust their alignment as necessary when a SKP Ordered Set is received. See Section 4.2.7 for more information on SKP Ordered Sets.
- After any LTSSM transition to Recovery, Receivers must ignore all received TS Ordered Sets until they receive an
  EIEOS. Conceptually, receiving an EIEOS validates the Receiver's alignment and allows TS Ordered Set
  processing to proceed. If a received EIEOS initiates an LTSSM transition from L0 to Recovery, Receivers are
  permitted to process any TS Ordered Sets that follow the EIEOS or ignore them until another EIEOS is received
  after entering Recovery.
- Receivers are permitted to transition from the Locked phase to the Unaligned or Aligned phase as long as Data Stream processing is stopped. See Section 4.2.2.3 for more information on Data Stream requirements.
- Loopback Masters: While in Loopback.Entry, Masters must be capable of adjusting their Receiver's Block alignment to received EIEOS bit patterns. While in Loopback.Active, Masters are permitted to transmit an EIEOS and adjust their Receiver's Block alignment to the looped back bit stream.
- Loopback Slaves: While in Loopback.Entry, Slaves must be capable of adjusting their Receiver's Block alignment to received EIEOS bit patterns. While in Loopback.Active, Slaves must not adjust their Receiver's Block alignment. Conceptually, the Receiver is directed to the Locked phase when the Slave starts to loop back the received bit stream.

#### 4.2.2.3 Data Blocks

The payload of Data Blocks is a stream of Symbols defined as a "Data Stream" that consists of Framing Tokens, TLPs, and DLLPs. Each Symbol of the Data Stream is placed on a single Lane of the Link, and the stream of Symbols is striped across all Lanes of the Link and spans Block boundaries.

A Data Stream starts with the first Symbol of the Data Block that follows an SDS Ordered Set. It ends either when a Framing Error is detected or with the last Symbol of the Data Block that precedes an Ordered Set other than a SKP

Ordered Set. SKP Ordered Sets that occur within a Data Stream have specific requirements as described in the following sections.


### 4.2.2.3.1 Framing Tokens

The Framing Tokens used by the Physical Layer are shown in <u>Table 4-2</u>. Each Framing Token specifies or implies the number of Symbols associated with the Token and therefore the location of the next Framing Token. <u>Figure 4-15</u> shows an example of TLPs, DLLPs, and IDLs transmitted on a x8 link.


The first Framing Token of a Data Stream is always located in Symbol 0 of Lane 0 of the first Data Block of the Data Stream. For the rest of this chapter, the terms Framing Token and Token are used interchangeably.

Table 4-2 Framing Token Encoding


Framing Token Type	Description
IDL	Logical Idle. The Framing Token is 1 Symbol. This Token is transmitted when no TLPs or DLLPs or other Framing Tokens are being transmitted.
SDP	Start of DLLP. The Framing Token is 2 Symbols long and is followed by the DLLP information.
STP	Start of TLP. The Framing Token is 4 Symbols long and includes the 12-bit TLP Sequence Number. It is followed by the TLP information.
EDB	EnD Bad. The Framing Token is 4 Symbols long and is used to confirm that the previous TLP was nullified.
EDS	End of Data Stream. The Framing Token is four Symbols long and indicates that the next Block will be an Ordered Set Block.




STP Token




**EDS Token** 



**EDB Token** 



SDP Token



**IDL** Token

A-0802

Figure 4-13 Layout of Framing Tokens

The Physical Layer DLLP layout is shown in <u>Figure 4-14</u>. Symbols 0 and 1 are the SDP Token, and Symbols 2 through 7 are the Data Link Layer DLLP information.

The Physical Layer TLP layout is shown in Figure 4-14. Details of the STP Framing Token are shown in Figure 4-13. The length of the TLP (in DWs) being transmitted is specified by an 11-bit field called TLP Length. The TLP Length field is the total amount of information transferred, including the Framing Token, TLP Prefixes (if any), TLP Header, TLP data payload (if any), TLP digest (if any), and TLP LCRC. For example, if a TLP has a 3 DW header, a 1 DW data payload, and does not include a TLP digest, the TLP Length field value is 6: 1 (Framing Token) + 0 (TLP Prefixes) + 3 (TLP header) + 1 (TLP data payload) + 0 (TLP digest) + 1 (TLP LCRC). If the same TLP included a TLP digest, the TLP Length field value would be 7. When a TLP is nullified, the EDB Token is considered an extension of the TLP but is not included in the calculation of the TLP Length field.

The TLP Length field is protected by a 4-bit CRC (Frame CRC), and an even parity bit (Frame Parity) protects both the TLP Length and Frame CRC fields. The Frame CRC and Frame Parity are calculated as follows:

 $C[0] = L[10] ^ L[7] ^ L[6] ^ L[4] ^ L[2] ^ L[1] ^ L[0]$ 

 $C[1] = L[10] ^ L[9] ^ L[7] ^ L[5] ^ L[4] ^ L[3] ^ L[2]$ 

 $C[2] = L[9] ^ L[8] ^ L[6] ^ L[4] ^ L[3] ^ L[2] ^ L[1]$ 

 $C[3] = L[8] ^ L[7] ^ L[5] ^ L[3] ^ L[2] ^ L[1] ^ L[0]$ 

 $P = L[10] \land L[9] \land L[8] \land L[7] \land L[6] \land L[5] \land L[4] \land L[3] \land L[2] \land L[1] \land L[0] \land C[3] \land C[2] \land C[1] \land C[0]$ 

The Frame Parity reduces to  $P = L[10] \wedge L[9] \wedge L[8] \wedge L[6] \wedge L[5] \wedge L[2] \wedge L[0]$ 

The TLP Length field is represented in the above equations as L[10:0], where L[0] is the least significant bit and L[10] is the most significant bit. Transmitters calculate the Frame CRC and Frame Parity before transmission. Receivers must calculate the Frame CRC and Frame Parity using the same algorithm as the transmitter and then compare the calculated values to the received values.

STP Tokens do not have a TLP Length field value of 1. If a received sequence of Symbols matches the format of an STP Token with a TLP Length field value of 1, the Symbols are evaluated to determine whether they match the EDS Token.

## **IMPLEMENTATION NOTE**

## Frame CRC and Frame Parity

The Frame CRC bits are effectively calculated as  $(L[0] X^{14} + L[1] X^{13} + ... + L[9] X^5 + L[10] X^4) \mod (X^4 + X + 1)$ . It should be noted that  $X^4 + X + 1$  is a primitive polynomial and the CRC can detect two bit errors. The Frame Parity bit can detect an odd number of bit errors. Thus, the Frame CRC and Frame Parity together guarantee three bit error detection for the TLP Length field. It must be noted that even though in the reduced Frame Parity equation all terms are not present, it still maintains the property of detecting odd bit errors. Only those TLP Length field bits which are present in an even number of CRC terms are used in the calculation.

Note that, for TLPs, the Data Link Layer prepends 4 Reserved bits (0000b) to the TLP Sequence Number field before it calculates the LCRC. These Reserved bits are not explicitly transmitted when using 128b/130b encoding, and Receivers assume that the 4 bits received are 0000b when calculating the LCRC.

Packets containing a TLP Length field that is greater than 1535 are PMUX Packets. For such packets, the actual packet length is computed differently, the TLP Sequence Number field in the STP Token contains other information, and the Link CRC is computed using different rules. See Appendix G for details.

Packets containing a TLP Length field that is between 1152 and 1535 (inclusive) are reserved for future standardization.

Transmitters must transmit all DWs of a TLP specified by the TLP Length field of the STP Framing Token. TLPs are never truncated when using 128b/130b encoding - even when nullified. Figure 4-16 shows an example of a nullified 23 DW TLP.

Figure 4-17 shows an example of TLPs, DLLPs, IDLs, and an EDS Token followed by a SKP Ordered Set. SKP Ordered Sets are defined in Section 4.2.7.2.




Figure 4-14 TLP and DLLP Layout




Figure 4-15 Packet Transmission in a x8 Link




Figure 4-16 Nullified TLP Layout in a x8 Link with Other Packets




Figure 4-17 SKP Ordered Set of Length 66-bit in a x8 Link

### **4.2.2.3.2 Transmitter Framing Requirements**

The following requirements apply to the transmitted Data Stream.

- To Transmit a TLP:
  - Transmit an STP Token immediately followed by the complete TLP information provided by the Data Link Layer.
  - All DWs of the TLP, as specified by the TLP Length field of the STP Token, must be transmitted, even if the TLP is nullified.
  - If the TLP is nullified, an EDB Token must be transmitted immediately following the TLP. There must be no Symbols between the last Symbol of the TLP and the first Symbol of the EDB Token. The value of the TLP Length field of a nullified TLP's STP Token is NOT adjusted to account for the EDB Token.
  - The STP Token must not be transmitted more frequently than once per Symbol Time.
- To Transmit a DLLP:
  - Transmit an SDP Token immediately followed by the complete DLLP information provided by the Data Link Layer.
  - All 6 Symbols of the DLLP must be transmitted.

- The SDP Token must not be transmitted more frequently than once per Symbol Time.
- To Transmit a SKP Ordered Set within a Data Stream:
  - Transmit an EDS Token in the last DW of the current Data Block. For example, the Token is transmitted on Lane 0 in Symbol Times 12-15 of the Block for a x1 Link, and on Lanes 12-15 of Symbol Time 15 of the Block for a x16 Link.
  - Transmit the SKP Ordered Set following the current Data Block.
  - Transmit a Data Block following the SKP Ordered Set. The Data Stream resumes with the first Symbol
    of the Data Block. If multiple SKP Ordered Sets are scheduled for transmission, each SKP Ordered Set
    must be preceded by a Data Block with an EDS Token.
- To end a Data Stream:
  - Transmit an EDS Token in the last DW of the current Data Block, followed in the next block by an EIOS or an EIEOS. An EIOS is transmitted for LTSSM power management state transitions, and an EIEOS is transmitted for all other cases. For example, the Token is transmitted on Lane 0 in Symbol Times 12-15 of the Block for a x1 Link, and on Lanes 12-15 of Symbol Time 15 of the Block for a x16 Link.
- The IDL Token must be transmitted on all Lanes when not transmitting a TLP, DLLP, or other Framing Token.
- Multi-Lane Links:
  - After transmitting an IDL Token, the first Symbol of the next STP or SDP Token must be transmitted in Lane 0 of a future Symbol Time. An EDS Token can be transmitted after an IDL Token in the same Symbol Time, since it must be transmitted in the last DW of a Block.
  - For xN Links where N is 8 or more, if an EDB Token, TLP, or DLLP ends in a Lane K, where K does not equal N-1, and it is not followed by the first Symbol of an STP, SDP, or EDB Token in Lane K+1, then IDL Tokens must be placed in Lanes K+1 to N-1. For example, on a x8 Link, if a TLP or DLLP ends in Lane 3, IDL Tokens must be placed in Lanes 4 to 7. The EDS Token is an exception to this requirement, and can be transmitted following IDL Tokens.
  - Tokens, TLPs, and DLLPs are permitted to follow each other successively such that more than one
    Token may be transmitted in the same Symbol Time as long as their transmission conforms with the
    other requirements stated in this section.
    - Links wider than x4 can have Tokens placed starting on Lane 4\*N, where N is a positive integer. For example, Tokens can be placed in Lanes 0 and 4 of a x8 Link, and Tokens can be placed in Lanes 0, 4, 8, or 12 of a x16 Link.

## 4.2.2.3.3 Receiver Framing Requirements

The following requirements apply to the received Data Stream and the Block type transitions that occur at the beginning and end of the Data Stream.

- When processing Symbols that are expected to be a Framing Token, receiving a Symbol or sequence of Symbols that does not match the definition of a Framing Token is a Framing Error. It is strongly recommended that Receivers of a multi-Lane Link report an error in the Lane Error Status Register for the Lane that receives the first Symbol of an expected Framing Token when that Symbol does not match Symbol +0 of an STP (bits [3:0] only), IDL, SDP, EDB, or EDS Token (see Figure 4-13).
- All optional error checks and error reports in this section are independently optional (see Section 6.2.3.4).
- · When an STP Token is received:
  - Receivers must calculate the Frame CRC and Frame Parity of the received TLP Length field and compare the results to the received Frame CRC and Frame Parity fields. A Frame CRC or Frame Parity mismatch is a Framing Error.

- An STP Token with Framing Error is not considered part of a TLP for the purpose of reporting to the Data Link Layer.
- If the TLP Length field is 1, the Symbols are not an STP Token and are instead evaluated to determine whether they are an EDS Token.
- Receivers are permitted to check whether the TLP Length field has a value of 0. If checked, receiving a TLP Length field of 0 is a Framing Error.
- Receivers are permitted to check whether the TLP Length field has a value of 2, 3, or 4. If checked, receiving such a TLP Length field is a Framing Error.
- Receivers are permitted to check whether the TLP Length field has a value between 1152 and 1535 (inclusive). If checked, receiving such a TLP Length field is a Framing Error.
- Receivers on Ports that do not support Protocol Multiplexing are permitted to check whether the TLP Length field has a value greater than 1535. If checked, receiving such a TLP Length field is a Framing Error.
- Receivers on Ports that support Protocol Multiplexing, shall process STP Tokens with a TLP Length field that is greater than 1535 as the start of a PMUX Packet as defined in Appendix G.
- The next Token to be processed begins with the Symbol immediately following the last DW of the TLP, as determined by the TLP Length field.
  - Receivers must evaluate this Symbol and determine whether it is the first Symbol of an EDB Token and therefore whether the TLP is nullified. See the EDB Token requirements.
- Receivers are permitted to check whether more than one STP Token is received in a single Symbol Time. If checked, receiving more than one STP Token in a single Symbol Time is a Framing Error
- · When an EDB Token is received:
  - If an EDB Token is received immediately following a TLP (there are no Symbols between the last Symbol of the TLP and the first Symbol of the EDB Token), receivers must inform the Data Link Layer that an EDB Token has been received. Receivers are permitted to inform the Data Link Layer that an EDB Token has been received after processing the first Symbol of the EDB Token or after processing any or all of the remaining Symbols of the EDB Token. Regardless of when they inform the Data Link Layer of a received EDB Token, Receivers must check all Symbols of the EDB Token. Receiving a Symbol that does not match the definition of an EDB Token is a Framing Error.
  - Receiving an EDB Token at any time other than immediately following a TLP is a Framing Error.
  - The next Token to be processed begins with the Symbol immediately following the EDB Token.
- When an EDS Token is received in the last four Symbols of the Data Block across the Link:
  - Receivers must stop processing the Data Stream.
  - Receiving an Ordered Set other than SKP, EIOS, or EIEOS in the Block following the EDS Token is a Framing Error.
  - If a SKP Ordered Set is received in the Block following the EDS Token, Receivers resume Data Stream
    processing with the first Symbol of the Data Block that follows the SKP Ordered Set unless a Framing
    Error has been detected.
- When an SDP Token is received:
  - The next Token to be processed begins with the Symbol immediately following the last Symbol of the DLLP.
  - Receivers are permitted to check whether more than one SDP Token is received in a single Symbol Time. If checked, receiving more than one SDP Token in a single Symbol Time is a Framing Error.
- · When an IDL Token is received:
  - For a x1 Link, the next Token to be processed begins with the next Symbol received.

- For a x2 Link, the next Token to be processed begins with the Symbol received in Lane 0 of the next Symbol Time. It is strongly recommended that Receivers check whether the Symbol received in Lane 1, if it did not receive IDL, after an IDL Token was received in Lane 0 is also IDL and report an error for Lane 1 in the Lane Error Status Register. If checked, receiving a Symbol other than IDL is a Framing Error.
- For a x4 Link, the next Token to be processed begins with the Symbol received in Lane 0 of the next Symbol Time. It is strongly recommended that Receivers check whether the Symbols received in Lanes 1-3, after an IDL Token was received in Lane 0 are also IDL and report an error for the Lane(s) that did not receive IDL, in the Lane Error Status Register. If checked, receiving a Symbol other than IDL is a Framing Error.
- For x8, x12, x16, and x32 Links, the next Token to be processed begins with the Symbol received in the next DW aligned Lane following the IDL Token. For example, if an IDL Token is received in Lane 4 of a x16 Link, the next Token location begins with Lane 8 of the same Symbol Time. However, if an IDL Token is received on Lane 4 of a x8 Link, the next Token location begins with Lane 0 of the following Symbol Time. It is strongly recommended that Receivers check whether the Symbols received between the IDL Token and the next Token location are also IDL and report an error for the Lane(s) that did not receive IDL, in the Lane Error Status Register. If checked, receiving a Symbol other than IDL is a Framing Error.
  - Note: The only Tokens expected to be received in the same Symbol Time following an IDL Token are additional IDL Tokens or an EDS Token.
- While processing the Data Stream, Receivers must also check the Block type received by each Lane, after accounting for Lane-to-Lane de-skew, for the following conditions:
  - Receiving an Ordered Set Block on any Lane immediately following an SDS Ordered Set is a Framing Error.
  - Receiving a Block with an undefined Block type (a Sync Header of 11b or 00b) is a Framing Error. It is strongly recommended that Receivers of a multi-Lane Link report an error for any Lane that received the undefined Block type in the Lane Error Status register.
  - Receiving an Ordered Set Block on any Lane without receiving an EDS token in the preceding Block is
    a Framing Error. For example, receiving a SKP Ordered Set without a preceding EDS Token is a
    Framing Error. In addition, receiving a SKP Ordered Set followed immediately by another Ordered Set
    Block (including another SKP Ordered Set) within a Data Stream is a Framing Error. It is strongly
    recommended that if the first Symbol of the Ordered Set is SKP, Receivers of a multi-Lane Link report
    an error for the Lane(s) in the Lane Error Status register if the received Symbol number 1 through 4N
    does not match the corresponding Symbol in Table 4-22 or Table 4-23.
  - Receiving a Data Block on any Lane when the previous block contained an EDS Token is a Framing Error. It is strongly recommended that Receivers of a multi-Lane Link report an error for the Lane(s) that received the Data Block in the Lane Error Status register.
  - Receivers are permitted to check for different Ordered Sets on different Lanes. For example, Lane 0
    receives a SKP Ordered Set and Lane 1 receives an EIOS. If checked, receiving different Ordered Sets
    is a Framing Error.

#### 4.2.2.3.4 Recovery from Framing Errors

If a receiver detects a Framing Error while processing the Data Stream, it must:

- Report a Receiver Error as described in Section 4.2.4.8.
- Stop processing the Data Stream. Processing of a new Data Stream is initiated when the next SDS Ordered Set is received as previously described.

- Initiate the error recovery process as described in Section 4.2.4.8. If the LTSSM state is L0, direct the LTSSM to Recovery. If the LTSSM state is Configuration.Complete or Configuration.Idle when the Framing Error is detected, the error recovery process is satisfied by either a transition from Configuration.Idle to Recovery.RcvrLock due to the specified timeout, or a transition to Recovery through L0. If the LTSSM state is Recovery.RcvrCfg or Recovery.Idle when the Framing Error is detected, the error recovery process is satisfied by either a transition from Recovery.Idle to Recovery.RcvrLock due to the specified timeout, or a directed transition from L0 to Recovery. If the LTSSM substate is either Recovery.RcvrLock or Configuration.Linkwidth.Start, the error recovery process is satisfied upon exit from these substates and no direction of the LTSSM to Recovery is required.
  - Note: The framing error recovery mechanism is not expected to directly cause any Data Link Layer initiated recovery action such as NAK.

## Time Spent in Recovery Due to Detection of a Framing Error

When using 128b/130b encoding, all Framing Errors require Link recovery. It is expected that implementations will require less than 1 microsecond to recover from a Framing Error as measured from the time that both Ports have entered the Recovery state.

## 4.2.2.4 Scrambling

Each Lane of the transmitter in a multi-Lane Link may implement a separate LFSR for scrambling. Each Lane of the receiver in a multi-Lane Link may implement a separate LFSR for descrambling. Implementations may choose to implement fewer LFSRs, but must achieve the same functionality as independent LFSRs.

The LFSR uses the following polynomial:  $G(X) = X^{23} + X^{21} + X^{16} + X^{8} + X^{5} + X^{2} + 1$  and is demonstrated in Figure 4-18.

The scrambling rules are as follows:

- The two bits of the Sync Header are not scrambled and do not advance the LFSR.
- All 16 Symbols of an Electrical Idle Exit Ordered Set (EIEOS) bypass scrambling. The scrambling LFSR is
  initialized after the last Symbol of an EIEOS is transmitted, and the descrambling LFSR is initialized after the
  last Symbol of an EIEOS is received.
- TS1 and TS2 Ordered Sets:
  - Symbol 0 of a TS1 or TS2 Ordered Set bypasses scrambling.
  - Symbols 1-13 are scrambled.
  - Symbols 14 and 15 bypass scrambling if required for DC Balance, but they are scrambled if not required for DC Balance.
- All 16 Symbols of a Fast Training Sequence (FTS) Ordered Set bypass scrambling.
- All 16 Symbols of a Start of Data Stream (SDS) Ordered Set bypass scrambling.
- All 16 Symbols of an Electrical Idle Ordered Set (EIOS) bypass scrambling.
- All Symbols of a SKP Ordered Set bypass scrambling.
- Transmitters advance their LFSR for all Symbols of all Ordered Sets except for the SKP Ordered Set. The LFSR is not advanced for any Symbols of a SKP Ordered Set.

- Receivers evaluate Symbol 0 of Ordered Set Blocks to determine whether to advance their LFSR. If Symbol 0 of the Block is SKP (see <u>Section 4.2.7.2</u>), then the LFSR is not advanced for any Symbol of the Block. Otherwise, the LFSR is advanced for all Symbols of the Block.
- All 16 Symbols of a Data Block are scrambled and advance the scrambler.
- For Symbols that need to be scrambled, the least significant bit is scrambled first and the most significant bit is scrambled last.
- The seed value of the LFSR is dependent on the Lane number assigned to the Lane when the Link first entered Configuration.Idle (i.e., having gone through Polling from Detect with LinkUp = 0b).
  - The seed values for Lane number modulo 8 are:

Lane	Seed
0	1DBFBCh
1	0607BBh
2	1EC760h
3	18C0DBh
4	010F12h
5	19CFC9h
6	0277CEh
7	1BB807h

# Scrambling Pseudo-code

The pseudo-code for the scrambler along with examples is provided in Section C.2 of Appendix C.

- The seed value of the LFSR does not change while <u>LinkUp</u>=1. Link reconfiguration through the LTSSM Configuration state does not modify the initial Lane number assignment as long as the <u>LinkUp</u> remains 1 (even though the Lane assignment may change during Configuration).
- Scrambling cannot be disabled in Configuration. Complete when using 128b/130b encoding.
- A Loopback Slave must not descramble or scramble the looped-back bit stream.




Figure 4-18 LFSR with Scrambling Polynomial in 8.0 GT/s and Above Data Rate

# LFSR Implementation with a Shared LFSR

Implementations may choose to implement one LFSR and take different tap points as shown in Figure 4-19, which is equivalent to the individual LFSR per-lane with different seeds, as shown in Figure 4-18. It should also be noted that the tap equations of four Lanes are the XOR of the tap equations of two neighboring Lanes. For example, Lane 0 can be obtained by XORing the output of Lanes 1 and 7; Lane 2 is the XOR of Lanes 1 and 3; Lane 4 is the XOR of Lanes 3 and 5; and Lane 6 is the XOR of Lanes 5 and 7. This can be used to help reduce the gate count at the expense of potential delay due to the XOR results of the two Lanes.




Figure 4-19 Alternate Implementation of the LFSR for Descrambling

## 4.2.2.5 Precoding

A Receiver may request precoding from its transmitter for operating at data rates of 32.0 GT/s or higher. The precoding rules are as follows:

- A Port or Pseudo-Port must request precoding on all configured Lanes of the Link. Behavior is undefined if precoding is requested on some Lanes but not others by a Port or Pseudo-Port.
- A Port or Pseudo-Port may request precoding independent of other Ports or Pseudo-Ports. For example, it is possible that precoding may be turned on only in the Upstream Port in the case with no Retimers in Figure 4-35, or on all the Lanes in Tx(A) and Tx(E) in the two Re-timer example in Figure 4-35.
- Precoding is turned off for all data rates 32.0 GT/s and higher when the LTSSM is in the Detect state.
- Precoding request, if any, must be made prior to entering the 32.0 GT/s or higher data rate by setting the appropriate bit in the EQ TS2 Ordered Sets or the 128b/130b EQ TS2 Ordered Sets. A precoding request must be made by setting Transmitter Precode Request in the EQ TS2 or 128b/130b EQ TS2 Ordered sets prior to the transition to Recovery. Speed for the target data rate where the precoding will be turned on. For each data rate above 32.0 GT/s, the precoding request must be made independently.
- If the Link operates at 32.0 GT/s or higher data rate without performing equalization through the No Equalization Needed mechanism it negotiation in the (modified) TS1/TS2 Ordered Sets, the precoding requests from the last equalization results that are being used must be enforced. Thus each (pseudo) Port must store the precoding request along with the Tx Eq values in each Lanes, if it advertises the No Equalization Needed mechanism. If no equalization has ever been performed on the Link (prior to the current Link up), then precoding will not be turned on.
- If Transmitter Precode Request is set to 1b in each of the received eight consecutive EQ TS2 or 128b/
  130b EQ TS2 Ordered Sets during Recovery.RcvrCfg prior to entry to Recovery.Speed, the Transmitter must turn
  on the precoding for the target data rate at which the Link will operate on exit from Recovery.Speed if the
  target data rate is 32.0 GT/s or higher. Once turned on, the precoding will be in effect for that target data rate
  until the Transmitter receives another set of eight consecutive EQ TS2 or 128b/130b EQ TS2 Ordered Sets
  during Recovery.RcvrCfg prior to entry to Recovery.Speed for the same target data rate.
- A Transmitter must not turn on precoding for any data rates lower than 32.0 GT/s.
- For data rates of 32.0 GT/s or higher, a Transmitter must set the <u>Transmitter Precoding On</u> bit in the TS1 Ordered Set in Recovery state to 1b if the precoding is on; else the bit must be set to 0b.
- Only scrambled bits are precoded, when precoding is turned on.
- The "previous bit" used for precoding is set to 1b on every block boundary and gets updated by the last scrambled and precoded bit transmitted within the current block boundary.
- When precoding is turned on, for symbols that are scrambled, Receivers must first decode the precoded bits before sending them to the descrambler.
- A Transmitter that has turned on precoding for 32.0 GT/s data rate on Lane 0, must set the <u>Transmitter Precoding On bit to 1b in the 32.0 GT/s Status Register</u>; else it must set the bit to 0b. A Receiver that has requested or will request to turn on precoding at 32.0 GT/s data rate, must set <u>Transmitter Precode Request to 1b in the 32.0 GT/s Status Register</u>; else it must set the bit to 0b.




Figure 4-20 Precoding working the scrambler/ de-scrambler

# Parity in the SKP Ordered Set when Precoding is turned on

As per the rules of Section 4.2.4.1 and Section 4.2.7.2, when precoding is turned on, the parity in the SKP Ordered Sets should be calculated before precoding is applied on the Transmit side. Thus, the order in the Transmitter is:

- 1. scrambling,
- 2. followed by parity bit calculation,
- 3. followed by precoding for the scrambled bits.

Accordingly, in the Receiver, the order is:

- 1. precoding (if turned on by the Transmitter),
- 2. followed by parity bit calculation,
- 3. followed by descrambling.

The rationale for this order is that in a Link with one or two Retimers, different Link segments may have the precoding on or off. Let us consider an example system with one retimer between the Root Port and End Point to illustrate this. In the upstream direction, the End Point has precoding on in its Transmitter Lanes since the Retimer Receiver needs it but the Retimer to Root Port Link segment has the precoding off since the Root Port does not need precoding at its Receiver. Since the Retimer does not change the parity bit, the Root Port would get a parity error if the parity calculation was done by the Transmitter (of the End Point) after precoding.

# Loopback Master behavior if Precoding is on in any Link Segment

As per the rules of precoding mentioned in this section and Section 4.2.6.4, a Loopback Master operating at a data rate of 32.0 GT/s or higher should account for precoding to be on on some link segments and off in other link segments. This is particularly relevant when the Loopback Slave transitions from sending TS1 Ordered Sets to looping back the bits. This is where the precoding on the receiver of the Loopback Master may switch (between precoding on and off). The Loopback Master is permitted to use implementation specific mechanisms to handle this scenario.

## **IMPLEMENTATION NOTE**

# TS1/TS2 Ordered Sets when Precoding is turned on

As per the rules in this section, when precoding is turned on, the 'previous bit' used for precoding is 1b for the first bit of Symbol 1 since Symbol 0 is not scrambled and the 'previous bit' gets set to 1b at the block boundary.

### 4.2.2.6 Loopback with 128b/130b Code

When using 128b/130b encoding, Loopback Masters must transmit Blocks with the defined 01b and 10b Sync Headers. However, they are not required to transmit an SDS Ordered Set when transitioning from Ordered Set Blocks to Data Blocks, nor are they required to transmit an EDS Token when transitioning from Data Blocks to Ordered Set Blocks. Masters must transmit SKP Ordered Sets periodically as defined in Section 4.2.7, and they must be capable of processing received (looped-back) SKP Ordered Sets of varying length. Masters are permitted to transmit Electrical Idle Exit Ordered Sets (EIEOS) as defined in Section 4.2.2.2.1. Masters are permitted to transmit any payload in Data Blocks and Ordered Set Blocks that they expect to be looped-back. If the Loopback Master transmits an Ordered Set Block whose first symbol matches the first symbol of SKP OS, EIEOS, or EIOS, that Ordered Set Block must be a complete and valid SKP OS, EIEOS, or EIOS.

When using 128b/130b encoding, Loopback Slaves must retransmit all bits received without modification, except for SKP Ordered Sets which can be adjusted as needed for clock compensation. If clock compensation is required, slaves must add or remove 4 SKP Symbols per Ordered Set. The modified SKP Ordered Set must meet the definition of Section 4.2.7.2 (i.e., it must have between 4 to 20 SKP Symbols followed by the SKP\_END Symbol and the three Symbols that follow it as transmitted by the Loopback Masters. If a slave is unable to obtain Block alignment or it is misaligned, it may be unable to perform clock compensation and therefore unable to loop-back all bits received. In this case, it is permitted to add or remove Symbols as necessary to continue operation. Slaves must not check for a received SDS Ordered Set when a transition from Ordered Set Blocks to Data Blocks is detected, and they must not check for a received EDS Token when a transition from Data Blocks to Ordered Set Blocks is detected.

# 4.2.3 Link Equalization Procedure for 8.0 GT/s and Higher Data Rates

The Link equalization procedure enables components to adjust the Transmitter and the Receiver setup of each Lane to improve the signal quality and meet the requirements specified in Chapter 8, when operating at 8.0 GT/s and higher data rates. All the Lanes that are associated with the LTSSM (i.e., those Lanes that are currently operational or may be

operational in the future due to Link Upconfigure) must participate in the equalization procedure. The procedure must be executed during the first data rate change to any data rate at 8.0 GT/s or above, unless all components in the Link have advertised that no equalization is needed. Components must arrive at the appropriate Transmitter setup for all the operating conditions and data rates that they will encounter in the future when LinkUp=1b. Components must not require that the equalization procedure be repeated at any data rate for reliable operation, although there is provision to repeat the procedure. Components must store the Transmitter setups that were agreed to during the equalization procedures and use them for future operation at 8.0 GT/s and higher data rates. Components are permitted to fine-tune their Receiver setup even after the equalization procedure is complete as long as doing so does not cause the Link to be unreliable (i.e., does not meet the requirements in Chapter 8) or go to Recovery.

The Link equalization procedure is not required for any data rates and can be completely bypassed if all components in the Link have advertised that no equalization is needed in its TS1/TS2 Ordered Sets or modified TS1/TS2 Ordered Sets (see <u>Table 4-6</u>, <u>Table 4-7</u>, and <u>Table 4-8</u>). A component may choose to advertise that it does not need equalization at any rates above 5.0 GT/s if it supports 32.0 GT/s or higher data rates and can either operate reliably with equalization settings stored from a prior equalization procedure or does not need equalization for reliable operation.

The equalization procedure can be initiated either autonomously or by software. It is strongly recommended that components use the autonomous mechanism for all the data rates above 5.0 GT/s that they intend to operate in. However, a component that chooses not to participate in the autonomous mechanism for all the data rates above 5.0 GT/s must have its associated software ensure that the software based mechanism is applied to the data rates above 5.0 GT/s where the autonomous mechanism was not applied, prior to operating at that data rate.

Normally, equalization is performed at a higher data rate only if equalization has successfully completed at all lower data rates above 5.0 GT/s. For example, a Link will complete equalization successfully at 8.0 GT/s, followed by 16.0 GT/s, followed by 32.0 GT/s. However, an optional mechanism to skip over equalization to the highest common data rate of 32.0 GT/s or higher is permitted if all components support data rates of 32.0 GT/s or higher and the mechanism is supported by all components in the Link, as advertised in the TS1/TS2 Ordered sets or modified TS1/TS2 Ordered Sets. When this optional mechanism is enabled and successfully negotiated between the components, equalization is not performed at any other rate except the highest common data rate. For all the data rates above 5.0 GT/s where equalization is not performed, the expectation is that the Link must not operate in those data rates. For example, a Link may train to L0 in 2.5 GT/s, enter Recovery and perform equalization at 32.0 GT/s, skipping equalization at 8.0 GT/s and 16.0 GT/s. In this case, the intended data rates of operation of the Link are 2.5 GT/s, 5.0 GT/s, or 32.0 GT/s. If the equalization procedure at the highest common data rate is unsuccessful even after re-equalization attempts and the Link needs to equalize at lower data rates, the Downstream Port must stop advertising Equalization bypass to highest rate support and ensure that the Link returns to operation at 2.5 GT/s or 5.0 GT/s. The required equalization procedures are then performed as they would have been if the optional mechanism to skip over equalization to the highest common data rate was never supported. If the equalization procedure at the lower data rates is driven by software, it must set the Equalization bypass to highest rate Disable and No Equalization Needed Disable register bits to 1b each; set the target Link speed such that the Link will be operational at 2.5 GT/s or 5.0 GT/s; and then set the target Link speed to equalize at the lower rates starting with 8.0 GT/s onwards. A port must not advertise the Equalization bypass to highest rate support if the Equalization bypass to highest rate Disable bit is set to 1b.

Another optional mechanism to skip the entire equalization process and go directly to the highest common data rate of 32.0 GT/s or higher is permitted if all components support data rates of 32.0 GT/s or higher and the No Equalization Needed mechanism is supported by all components in the Link, as advertised in the TS1/TS2 or modified TS1/TS2 Ordered sets. This is done if a component is either able to retrieve the equalization and other circuit settings at all the data rates from a prior equalization that will work for the component or it does not need equalization at all in the all data rates above 5.0 GT/s. A component must not advertise this capability if the Equalization bypass to highest rate Disable bit is set to 1b.

If one direction of the Link is advertising No Equalization Needed and the other side is advertising Equalization bypass to highest rate support in the TS1/TS2 Ordered Sets, the Link will operate in the Equalization bypass to highest rate support since the No Equalization Needed bit also indicates that the device is capable of bypassing Equalization to the highest data rate. In the modified TS1/TS2 Ordered Sets, a device that sets No Equalization Needed bit to 1b must also set the Equalization bypass to highest rate support to 1b. If one direction of the Link is advertising No Equalization Needed bit

and the other side is advertising Equalization bypass to highest rate support only in the modified TS1/TS2 Ordered Sets, the Link will operate in the Equalization bypass to highest rate support. Link operation is undefined if a device advertises No Equalization Needed bit as 1b and Equalization bypass to highest rate support to 0b in the modified TS1/TS2 Ordered Sets it transmits.

The autonomous mechanism is executed if both components advertise that they are capable of at least the 8.0 GT/s data rate (via the TS1 and TS2 Ordered Sets) during the initial Link negotiation (when LinkUp is set to 1b) and the Downstream Port chooses to perform the equalization procedure at the intended data rates of operation above 5.0 GT/s. While not recommended, the Downstream Port may choose to perform the autonomous mechanism only on a subset of the intended data rates of operation above 5.0 GT/s. In that case, the software based mechanism must be executed in order to perform the equalization procedure for the intended data rates of operation above 5.0 GT/s, not covered by the autonomous mechanism. For example, if both components advertised 8.0 GT/s, 16.0 GT/s, and 32.0 GT/s Data Rates but autonomous equalization was performed for only 8.0 GT/s and 16.0 GT/s Data Rates, then software based mechanism must be adopted for equalization at 32.0 GT/s Data Rate.

In the autonomous mechanism, after entering <u>L0</u>, irrespective of the current Link speed, neither component must transmit any DLLP if the equalization procedure must be performed and until the equalization procedure completes. The equalization procedure is considered complete once the Transmitter and Receiver setup of each Lane has been adjusted for each common data rate supported above 5.0 GT/s for which the Downstream Port intends to perform equalization using the autonomous mechanism. The Downstream Port is required to initiate the speed change to the data rate where the equalization needs to be performed. During any equalization (autonomous or software initiated or re-equalization), the Downstream Port must not advertise support for any data rate above the data rate for which equalization needs to be performed in Recovery. The following example is provided to illustrate the equalization flow.

Example: Consider a Link where equalization needs to be performed autonomously at 8.0 GT/s, and 16.0 GT/s. The Downstream Port enters Recovery to perform equalization at 8.0 GT/s by not advertising any data rates above 8.0 GT/s. The 8.0 GT/s equalization procedure is deemed to have been successfully executed if the Equalization 8.0 GT/s Phase 3 Successful bit and Equalization 8.0 GT/s Complete bit of the Link Status 2 register are both set to 1b. Immediately following the transition from Recovery to L0, after the initial data rate change to 8.0 GT/s, the Downstream Port is required to transition from L0 to Recovery, advertise 16.0 GT/s data rate support (but not advertise support for 32.0 GT/s, even if it is capable of supporting 32.0 GT/s), change the data rate to 16.0 GT/s and perform the 16.0 GT/s equalization procedure.

If the Downstream Port detects equalization problems or the Upstream Port made an equalization redo request (by setting the Request Equalization bit to 1b) the Downstream Port may redo equalization prior to proceeding to operate at the data rate where the equalization failed or performing equalization at a higher data rate. The number of back-to-back equalization redos at a given data rate is implementation specific but must be finite. If at the conclusion of the initial or subsequent equalization process and the execution of an implementation specific number of equalization redo's, the Link is not able to operate reliably at the data rate where equalization was performed, then it must revert back to a lower data rate of operation.

Components using the autonomous mechanism must not initiate any autonomous Link width downsizing until the equalization procedure completes. An Upstream Port must not transmit any DLLP until it receives a DLLP from the Downstream Port. If the Downstream Port performs equalization again, it must not transmit any DLLP until it completes the equalization procedure. A Downstream Port may perform equalization again based on its own needs or based on the request from the Upstream Port, if it can meet its system requirements. Executing equalization multiple times may interfere with software determination of Link and device status, as described in Section 6.6.

# **DLLP Blocking During Autonomous Equalization**

When using the autonomous mechanism for equalization at 8.0 GT/s or higher data rates, the Downstream Port is required to block the transmission of DLLPs until equalization has completed, and the Upstream Port is required to block the transmission of DLLPs until a DLLP is received from the Downstream Port. If both components advertise that they are capable of the 16.0 GT/s (or 32.0 GT/s) data rate but the Downstream Port only uses the autonomous mechanism for equalization at 8.0 GT/s, the Downstream Port is only required to block DLLP transmission until 8.0 GT/s equalization has completed. Similarly, if both components advertise that they are capable of the 32.0 GT/s data rate but the Downstream Port only uses the autonomous mechanism for equalization at 16.0 GT/s, the Downstream Port is only required to block DLLP transmission until 16.0 GT/s equalization has completed. If the Downstream Port delays entering Recovery from L0 while DLLP transmission is blocked, either the L0 Inferred Electrical Idle timeout (see Section 4.2.4.4) or the DLLP timeout (see Section 2.6.1.2) may expire in the Upstream or Downstream Ports. If either of these two timeouts occurs, it will result in the initiation of an entry to Recovery to perform Link retraining. Neither of these two timeouts is a reportable error condition, and the resulting Link retraining has no impact on proper Link operation.

When using the software based mechanism, software must guarantee that there will be no side-effects for transactions in flight (e.g., no timeout), if any, due to the Link undergoing the equalization procedure. Software can write 1b to the Perform Equalization bit in the Link Control 3 Register, followed by a write to the Target Link Speed field in the Link Control 2 register to enable the Link to run at 8.0 GT/s or higher, followed by a write of 1b to the Retrain Link bit in the Link Control register of the Downstream Port to perform equalization. Software must not enable the Link to run at a data rate above 8.0 GT/s during a software initiated equalization procedure if the equalization procedure at all the lower data rates starting with 8.0 GT/s have not been successfully executed and the Link is not capable of bypassing equalization to higher data rate(s) (i.e., either Equalization bypass to highest rate Supported is 0b or Equalization bypass to highest rate Disable is 1b). The equalization procedure is deemed successful as follows for the following data rates:

- 8.0 GT/s: Equalization 8.0 GT/s Phase 3 Successful bit and Equalization 8.0 GT/s Complete bit of the Link Status 2 register are both set to 1b;
- 16.0 GT/s: Equalization 16.0 GT/s Phase 3 Successful bit and Equalization 16.0 GT/s Complete bit of the 16.0 GT/s Status Register are both set to 1b.

Software may set the Hardware Autonomous Width Disable of the Link Control register in both components or use some other mechanism to ensure that the Link is in its full functional width prior to setting the Perform Equalization bit in the Downstream Port. The component that had initiated the autonomous width downsizing is responsible to upconfigure the Link to go to its full functional width by initiating the transition to Recovery and Configuration within 1 ms of the Hardware Autonomous Width Disable bit being set to 1b. If an Upstream Port does not advertise the 8.0 GT/s data rate, the 16.0 GT/s data rate, or the 32.0 GT/s data rate initially and did not participate in the autonomous equalization mechanism for the non-advertised rates, its associated software must ensure there will be no side-effects for transactions in flight, if any, during equalization, before it instructs the Upstream Port to go to Recovery and advertise the previously non-advertised data rates and initiate a speed change. The Downstream Port subsequently initiates the equalization procedure during the initial speed change to the data rate advertised by the Upstream Port when it transitions to Recovery.

Upstream Ports are required to check for equalization setting problems in the Recovery.RcvrLock state (see Section 4.2.6.4.1). However, both Downstream and Upstream Ports are permitted to use implementation-specific methods to detect equalization problems at any time. A Port that detects a problem with its equalization settings is required to undertake the following actions, for each the following data rates:

8.0 GT/s: Link Equalization Request 8.0 GT/s bit in the Link Status 2 register is set to 1b;

- 16.0 GT/s: Link Equalization Request 16.0 GT/s bit in the 16.0 GT/s Status Register is set to 1b
- 32.0 GT/s: Link Equalization Request 32.0 GT/s bit in its 32.0 GT/s Status Register is set to 1b.

In addition to setting the appropriate Link Equalization Request bit to 1b, an Upstream Port must initiate a transition to Recovery (if necessary) and request equalization at the appropriate data rate in the Recovery.RcvrCfg state by setting the Request Equalization bit of its transmitted TS2 Ordered Sets to 1b and the Equalization Request Data Rate bits to the data rate of the detected problem. If it requests equalization, it must request equalization for each detected problem only once. When requesting equalization, the Upstream Port is also permitted, but not required, to set the Quiesce Guarantee bit to 1b to inform the Downstream Port that an equalization process initiated within 1 ms will not cause any side-effects to its operation.

When a Downstream Port receives an equalization request from an Upstream Port (when it is in the Recovery.RcvrCfg state and receives 8 consecutive TS2 Ordered Sets with the Request Equalization bit set to 1b), it must either initiate an equalization process at the requested data rate (as defined by the received Equalization Request Data Rate bits) within 1 ms of completing the next Recovery to L0 transition, or it must set the appropriate Link Equalization Request 8.0 GT/s in its Link Status 2 register or Link Equalization Request 16.0 GT/s bit in its 16.0 GT/s Status Register or Link Equalization Request 32.0 GT/s bit in its 32.0 GT/s Status Register. It should initiate an equalization process only if it can guarantee that executing the equalization process will not cause any side-effects to either its operation or the Upstream Port's operation. The Downstream Port is permitted, but not required, to use the received Quiesce Guarantee bit to determine the Upstream Port's ability to execute an equalization process without side-effects.

If a Downstream Port wants to initiate an equalization process and can guarantee that it will not cause side-effects to its own operation but is unable to directly determine whether the equalization process will cause side-effects to the Upstream Port's operation, then it is permitted to request that the Upstream Port initiate an equalization request. The Downstream Port does so by transitioning to Recovery and in the Recovery.RcvrCfg state setting the Request Equalization bit of its transmitted TS2 Ordered Sets to 1b, the Equalization Request Data Rate bits to the desired data rate, and the Quiesce Guarantee bit to 1b. When an Upstream Port receives such an equalization request from a Downstream Port (when it is in the Recovery.RcvrCfg state and receives 8 consecutive TS2 Ordered Sets with the Request Equalization and Quiesce Guarantee bits set to 1b), it is permitted, but not required, to quiesce its operation and prepare to execute an equalization process at the data rate requested by the Downstream Port, and then request equalization at that same data rate (using the method described previously for reporting equalization setting problems) and with the Quiesce Guarantee bit set to 1b. There is no time limit on how long the Upstream Port can take to respond, but it should attempt to do so as quickly as possible. If a Downstream Port makes a request and receives such a response from the Upstream Port, then it must either initiate an equalization process at the agreed-upon data rate within 1 ms of completing the next Recovery to L0 transition if it can still guarantee that executing the equalization process will not cause any side-effects to its operation, or it must set the appropriate Link Equalization Request 8.0 GT/s in its Link Status 2 register or Link Equalization Request 16.0 GT/s bit in its 16.0 GT/s Status Register or Link Equalization Request 32.0 GT/s bit in its 32.0 GT/s Status Register.

# **IMPLEMENTATION NOTE**

# Using Quiesce Guarantee Mechanism

Side-effects due to executing equalization after the Data Link Layer is in <u>DL\_Active</u> can occur at the Port, Device, or system level. For example, the time required to execute the equalization process could cause a Completion Timeout error to occur - possibly in a different system component. The Quiesce Guarantee information can help Ports decide whether to execute a requested equalization or not.

A component may operate at a lower data rate after reporting its equalization problems, either by timing out through Recovery. Speed or by initiating a data rate change to a lower data rate. Any data rate change required to perform the equalization procedure is exempt from the 200 ms requirement in Section 6.11. Table 4-3 describes the mechanism for performing redo Equalization. Sometimes it may be necessary to perform a speed change to an intermediate data rate to

redo equalization. For example, if the Downstream Port wants to redo equalization at 16.0 GT/s, bypass equalization is not supported, and the current data rate is either 2.5 GT/s or 5.0 GT/s, the Downstream Port must first initiate a speed change to 8.0 GT/s (the 8.0 GT/s equalization procedure will not be executed unless necessary) from which it will launch the redo equalization for 16.0 GT/s. The equalization procedure can be performed at most once in each trip through the Recovery state.

### Table 4-3 Equalization requirements under different conditions

From
2.5 GT/s or
5.0 GT/s to
8.0 GT/s
Equalization

The mechanisms described here are identical for all flavors of equalization: initial or redo equalization; autonomous or software initiated.

The Downstream Port communicates the Transmitter preset values and the Receiver preset hints, if applicable, for each Lane to the Upstream Port using 8b/10b encoding. These values are communicated using the EQ TS2 Ordered Sets (defined in Section 4.2.4.1) in Recovery.RcvrCfg, when a data rate change to the higher data rate has been negotiated, prior to transitioning to the higher data rate to perform equalization. The preset values sent in the EQ TS2 Ordered Sets are derived as follows:

• For equalization at 8.0 GT/s: Upstream Port 8.0 GT/s Transmitter Preset and Upstream Port 8.0 GT/s Receiver Preset Hint fields of each Lane Equalization Control Register Entry.

After the data rate change to the higher data rate where equalization needs to be performed, the Upstream Port transmits TS1 Ordered Sets with the preset values it received. The preset values must be within the operable range defined in Section 8.3.3.3 if reduced swing will be used by the Transmitter.

After the data rate change to the higher data rate where equalization needs to be performed, the Downstream Port transmits TS1 Ordered Sets with the preset values as follows with the assumption that the preset values must be within the operable range defined in Section 8.3.3.3 if reduced swing will be used by the Transmitter:

• For equalization at 8.0 GT/s: Downstream Port 8.0 GT/s Transmitter Preset and optionally <u>Downstream Port</u> 8.0 GT/s Receiver Preset Hint fields of each Lane Equalization Control Register Entry.

To perform redo equalization, the Downstream Port must request speed change through EQ TS1 Ordered Sets in Recovery.RcvrLock at 2.5 GT/s or 5.0 GT/s to inform the Upstream Port that it intends to redo equalization at the higher data rate. An Upstream Port should advertise the higher data rate in Recovery if it receives EQ TS1 Ordered Sets with speed change bit set to 1b and if it intends to operate at the higher data rate in the future.

From 8.0 GT/s to 16.0 GT/s equalization OR from 16.0 GT/s to 32.0 GT/s equalization The mechanisms described here are identical for all flavors of equalization: initial or redo equalization; autonomous or software initiated.

When negotiating to the higher data rate, the Downstream Port communicates the Transmitter preset values for each Lane to the Upstream Port using 128b/130b encoding. These values are communicated using 128b/130b EQ TS2

Ordered Sets (defined in Section 4.2.4.1) in Recovery.RcvrCfg, when a data rate change to the higher data rate has been negotiated, prior to transitioning to the higher data rate. The preset values sent in the 128b/130b EQ TS2

Ordered Sets are derived as follows:

- For equalization at 16.0 GT/s: Upstream Port 16.0 GT/s Transmitter Preset field of the 16.0 GT/s Lane Equalization Control Register Entry corresponding to the Lane.
- For equalization at 32.0 GT/s: Upstream Port 32.0 GT/s Transmitter Preset field of the 32.0 GT/s Lane Equalization Control Register Entry corresponding to the Lane.

Optionally, the Upstream Port communicates initial Transmitter preset settings to the Downstream Port using the 128b/130b EQ TS2 Ordered Sets sent in Recovery.RcvrCfg, when a data rate change to the higher data rate has been negotiated, prior to transitioning to the higher data rate at which equalization needs to be performed. These preset values are determined by implementation specific means. After the data rate change to the higher data rate, the Upstream Port transmits TS1 Ordered Sets with the preset values in Recovery.RcvrCfg, after the data rate change to the higher data rate, it transmits TS1 Ordered Sets with the presets as follows:

- For equalization at 16.0 GT/s: Downstream Port 16.0 GT/s Transmitter Preset field of the 16.0 GT/s Lane Equalization Control Register Entry corresponding to the Lane.
- For equalization at 32.0 GT/s: Downstream Port 32.0 GT/s Transmitter Preset field of the 32.0 GT/s Lane Equalization Control Register Entry corresponding to the Lane.

The preset values must be within the operable range defined in <u>Section 8.3.3.3</u> if reduced swing will be used by the Transmitter.

To perform redo equalization, the Downstream Port must request speed change through TS1 Ordered Sets in Recovery.RcvrLock with the Equalization Redo bit set to 1b to inform the Upstream Port that it intends to redo equalization. An Upstream Port should advertise the higher data rate in Recovery if it receives TS1 Ordered Sets with speed change bit set to 1b, Equalization Redo bit set to 1b and it intends to operate at the higher data rate in the future.

From 2.5 GT/s or 5.0 GT/s to 32.0 GT/s Equalization Equalization to 32.0 GT/s or higher data rate from 2.5 GT/s or 5.0 GT/s is possible only if the Link is capable of bypassing equalization to higher data rate(s) (i.e., Equalization bypass to highest rate Supported in 32.0 GT/s Capabilities register is 1b and Equalization bypass to highest rate Disable in the 32.0 GT/s Control Register is 0b).

The mechanisms described here are identical for all flavors of equalization: initial or redo equalization; autonomous or software initiated.

The Downstream Port communicates the Transmitter preset values and the Receiver preset hints, if applicable, for each Lane to the Upstream Port using 8b/10b encoding. These values are communicated using the EQ TS2 Ordered Sets (defined in Section 4.2.4.1) in Recovery.RcvrCfg, when a data rate change to the higher data rate has been negotiated, prior to transitioning to the higher data rate to perform equalization. The preset values sent in the EQ TS2 Ordered Sets are derived as follows:

For equalization at 32.0 GT/s: Upstream Port 32.0 GT/s Transmitter Preset field of the 32.0 GT/s Lane
 Equalization Control Register Entry corresponding to the Lane. The Receiver Preset Hint field must be set to 000b.

After the data rate change to the higher data rate where equalization needs to be performed, the Upstream Port transmits TS1 Ordered Sets with the preset values it received. The preset values must be within the operable range defined in Section 8.3.3.3 if reduced swing will be used by the Transmitter.

After the data rate change to the higher data rate where equalization needs to be performed, the Downstream Port transmits TS1 Ordered Sets with the preset values as follows with the assumption that the preset values must be within the operable range defined in Section 8.3.3.3 if reduced swing will be used by the Transmitter:

• For equalization at 32.0 GT/s: Downstream Port 32.0 GT/s Transmitter Preset field of the 32.0 GT/s Lane Equalization Control Register Entry corresponding to the Lane.

To perform redo equalization, the Downstream Port must request speed change through <u>EQ TS1 Ordered Sets</u> in <u>Recovery.RcvrLock</u> at 2.5 GT/s or 5.0 GT/s to inform the Upstream Port that it intends to redo equalization at the higher data rate. An Upstream Port should advertise the higher data rate in <u>Recovery</u> if it receives <u>EQ TS1 Ordered Sets</u> with speed change bit set to 1b and if it intends to operate at the higher data rate in the future.

Equalization at a data rate from a data rate equal to the target equalization data rate

This is only possible with a redo equalization. The combinations covered here are: 8.0 GT/s equalization from 8.0 GT/s data rate, 16.0 GT/s equalization from 16.0 GT/s data rate, and 32.0 GT/s equalization from 32.0 GT/s data rate.

In this case, the initial preset used during equalization is equal to the initial preset used during the last time the equalization was performed at the data rate where equalization is being performed.

The equalization procedure consists of up to four Phases, as described below. When operating at 8.0 GT/s or higher data rates, the Phase information is transmitted using the Equalization Control (EC) field in the TS1 Ordered Sets.

#### Phase 0

This phase is executed while negotitating (and prior to) to the data rate where equalization would be performed. The preset to be used for equalization is determined as described in Table 4-3.

#### Phase 1

Both components make the Link operational enough at the current data rate to be able to exchange TS1 Ordered Sets to complete the remaining phases for the fine-tuning of their Transmitter/Receiver pairs. It is expected that the Link will operate at a BER of less than  $10^{-4}$  before the component is ready to move on to the next Phase. Each Transmitter uses the preset values as described in Table 4-3.

The Downstream Port initiates Phase 1 by transmitting TS1 Ordered Sets with EC=01b (indicating Phase 1). The Upstream Port, after adjusting its Receiver, if necessary, to ensure that it can progress with the equalization process, receives these TS1 Ordered Sets and transitions to Phase 1 (where it transmits TS1 Ordered Sets with EC=01b). The Downstream Port ensures that it can reliably receive the bit stream from the Upstream Port to continue through the rest of the Phases when it receives TS1 Ordered Sets from the Upstream Port with EC=01b before it moves on to Phase 2.

#### Phase 2

In this Phase the Upstream Port adjusts the Transmitter setting of the Downstream Port along with its own Receiver setting, independently, on each Lane, to ensure it receives the bit stream compliant with the requirements in Chapter 8 (e.g., each operational Downstream Lane has a BER less than  $10^{-12}$ ). The Downstream Port initiates the move to Phase 2 by transmitting TS1 Ordered Sets with EC=10b to the Upstream Port. The Downstream Port advertises the Transmitter coefficients and the preset it is using per the rules below in Phase 1 for preset only and in Phase 2 for preset and coefficients. The Upstream Port receives these Ordered Sets and may request different coefficient or preset settings and continue to evaluate each setting until it arrives at the best setting for operating the Downstream Lanes. After the Upstream Port has completed this Phase, it moves the Link to Phase 3 by transmitting TS1 Ordered Sets with EC=11b to the Downstream Port.

#### Phase 3

In this Phase the Downstream Port adjusts the Transmitter setting of the Upstream Port along with its own Receiver setting, independently, on each Lane, using a handshake and evaluation process similar to Phase 2 with the exception that EC=11b. The Downstream Port signals the end of Phase 3 (and the equalization procedure) by transmitting TS1 Ordered Sets with EC=00b.

The algorithm used by a component to adjust the transmitter of its Link partner and the evaluation of that Transmitter set-up with its Receiver set-up is implementation-specific. A component may request changes to any number of Lanes and can request different settings for each Lane. Each requested setting can be a preset or a set of coefficients that meets the requirements defined in Section 4.2.3.1. Each component is responsible for ensuring that at the end of the fine-tuning (Phase 2 for Upstream Ports and Phase 3 for Downstream Ports), its Link partner has the Transmitter setting in each Lane that will cause the Link to meet the requirements in Chapter 8.

A Link partner receiving the request to adjust its Transmitter must evaluate the request and act on it. If a valid preset value is requested and the Transmitter is operating in full-swing mode, it must be reflected in the Transmitter set-up and subsequently in the preset and coefficient fields of the TS1 Ordered Set that the Link partner transmits. If a preset value is requested, the Transmitter is operating in reduced-swing mode, and the requested preset is supported as defined in Section 8.3.3.3 it must be reflected in the Transmitter set-up and subsequently in the preset and coefficient fields of the TS1 Ordered Set that the Link partner transmits. Transmitters operating in reduced-swing mode are permitted to reject preset requests that are not supported as defined in Section 8.3.3.3 . A request for adjusting the coefficients may be accepted or rejected. If the set of coefficients requested for a Lane is accepted, it must be reflected in the Transmitter set-up and subsequently in the transmitted TS1 Ordered Sets. If the set of coefficients requested for a Lane is rejected, the Transmitter set-up is not changed, but the transmitted TS1 Ordered Sets must reflect the requested coefficients along with the Reject Coefficient bit set to 1b. In either case of responding to a coefficient request, the preset field of the

### 5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

transmitted TS1 Ordered Sets is not changed from the last preset value that was transmitted. A request for adjusting the coefficients may be rejected by the Link partner only if the set of coefficients requested is not compliant with the rules defined in Section 4.2.3.1.

When performing equalization of a crosslink, the component that played the role of the Downstream Port during the earlier crosslink initialization at the lower data rate also assumes the responsibility of the Downstream Port for equalization.

If a Lane receives a Transmitter Preset value (from TS1 or TS2 sequences) with a Reserved or unsupported value in Polling.Compliance, Loopback, or Phase 0 or Phase 1 of Recovery.Equalization, then the Lane is permitted to use any supported Transmitter preset setting in an implementation-specific manner. The Reserved or unsupported Transmitter preset value is transmitted in any subsequent Compliance Patterns or Ordered Sets, and not the implementation-specific preset value chosen by the Lane. For example, if a Lane of an Upstream Port receives a Transmitter preset value 1111b (Reserved) with the EQ TS2 Ordered Sets it receives in Recovery.RcvrCfg, it is permitted to use any supported Transmitter preset value for its transmitter setting after changing the data rate to 8.0 GT/s, but it must transmit 1111b as its Transmitter preset value in the TS1 Ordered Sets it transmits in Phase 0 and Phase 1 of Recovery.Equalization.

In the <u>Loopback</u> state, the <u>Loopback Master</u> is responsible for communicating the Transmitter and Receiver settings it wants the Slave to use through the <u>EQ TS1 Ordered Sets</u> it transmits in the 2.5 GT/s or 5.0 GT/s data rate, and the preset or coefficient settings it wants the device under test to operate under in the TS1 Ordered Sets it transmits in the 8.0 GT/s or higher data rate. Similarly, if the <u>Polling.Compliance</u> state for 8.0 GT/s or higher Data Rates is entered through TS1 Ordered Sets, the entity that is performing the test is required to send the appropriate <u>EQ TS1 Ordered Sets</u> and coefficients for the device under test to operate with, according to the mechanism defined in Section 4.2.6.2.

# **Equalization Example**

The following diagram is an example illustrating how two devices may complete the equalization procedure. If the maximum common data rate supported by both Ports is 8.0 GT/s, the equalization procedure is complete at the conclusion of the 8.0 GT/s equalization procedure. If the maximum common data rate supported by both Ports is 16.0 GT/s, the 8.0 GT/s equalization procedure is followed by the 16.0 GT/s equalization procedure. If either the 8.0 GT/s or 16.0 GT/s equalization procedure is repeated and is performed while the Link is in 8.0 GT/s data rate (for the 8.0 GT/s equalization) or in 16.0 GT/s (for the 16.0 GT/s equalization), Phase 0 may be skipped since there is no need for the Link to go back to 2.5 GT/s or 5.0 GT/s (for the 8.0 GT/s equalization) or 8.0 GT/s (for the 16.0 GT/s equalization) to resend the same EQ TS2 Ordered Sets to convey the presets. A Downstream Port may choose to skip Phase 2 and Phase 3 if it determines that fine-tuning of the Transmitter is not needed based on the channel and components in the platform.




Figure 4-21 8.0 GT/s Equalization Flow




Figure 4-22 16.0 GT/s Equalization Flow

# **Equalization Bypass Example**

The following flow-chart provides an example flow where a Link may bypass equalization at lower Data Rates and go to the highest support data rate for equalization. For example, when n=5, the Link can train to L0 in Gen 1 data rate, establish that all components (including Retimers, if any) can bypass equalization to Gen 5, change the data rate to Gen 5 and just perform equalization at Gen 5.




Figure 4-23 Equalization Bypass Example

### 4.2.3.1 Rules for Transmitter Coefficients

The explanation of the coefficients and the FIR filter it represents are provided in <u>Section 8.3.3.1</u>. The following rules apply to both the advertised as well as requested coefficient settings.

- 1. **C**<sub>-1</sub> and **C**<sub>+1</sub> are the coefficients used in the FIR equation and represent the pre-cursor and post-cursor, respectively. The pre-cursor and post-cursor values communicated in the TS1 Ordered Sets represent their absolute values. **C**<sub>0</sub> represents the cursor coefficient setting and is a positive entity.
- 2. The sum of the absolute values of the coefficients defines the FS (Full Swing; FS =  $|C_{-1}| + C_0 + |C_{+1}|$ ). FS is advertised to the Link partner in Phase 1. The Transmitter FS range is defined below:
  - $\circ$  FS ∈ {24, ..., 63} (i.e., FS must have a value from 24 through 63) for full swing mode.
  - ∘  $FS \in \{12, ..., 63\}$  for reduced swing mode.
- 3. A Transmitter advertises its LF (Low Frequency) value during Phase 1. This corresponds to the minimum differential voltage that can be generated by the Transmitter which is LF/FS times the Transmitters maximum

- differential voltage. The Transmitter must ensure that when equation c) below equals LF it must meet the electrical requirements defined in Section 8.3.3.9 for V<sub>TX-EIEOS-FS</sub> and V<sub>TX-EIEOS-RS</sub>.
- 4. The following rules must be satisfied before a set of coefficients can be requested of the Link partner's Transmitter. Upon reception of an update request for TX coefficient settings, a Port must verify that the new request meets the following conditions and reject the request if any of following conditions are violated:
  - a.  $|C_{-1}| \le Floor (FS/4)$
  - b.  $|C_{-1}| + C_0 + |C_{+1}| = FS$  (Do not allow peak power to change with adaptation)
  - c.  $C_0 |C_{-1}| |C_{+1}| \ge LF$

## 4.2.3.2 Encoding of Presets

Definition of the Transmitter and Receiver Preset Hints appears in <u>Chapter 8</u>. The encoding for the Transmitter Preset and <u>Receiver Preset Hint</u> are provided in <u>Table 4-4</u> and <u>Table 4-5</u>. Receiver Preset Hints are optional and only defined for the 8.0 GT/s data rate.

Table 4-4 Transmitter Preset Encodina

Table 4-4 Transi	mitter Preset Encoding
Encoding	Preset Number in <u>Table 8-1</u>
0000b	P0
0001b	P1
0010b	P2
0011b	P3
0100b	P4
0101b	P5
0110b	P6
0111b	P7
1000b	P8
1001b	P9
1010b	P10
1011b through 1111b	Reserved

Table 4-5 Receiver Preset Hint Encoding for 8.0 GT/s

Encoding	Receiver Preset Value
000b	-6 dB
001b	-7 dB
010b	-8 dB
011b	-9 dB
100b	-10 dB

Encoding	Receiver Preset Value
101b	-11 dB
110b	-12 dB
111b	Reserved

## 4.2.4 Link Initialization and Training

This section defines the Physical Layer control process that configures and initializes each Link for normal operation. This section covers the following features:

- · configuring and initializing the Link
- supporting normal packet transfers
- supported state transitions when recovering from Link errors
- restarting a Port from low power states.

The following are discovered and determined during the training process:

- Link width
- · Link data rate
- · Lane reversal
- · Lane polarity

#### Training does:

- · Link data rate negotiation.
- Bit lock per Lane
- · Lane polarity
- Symbol lock or Block alignment per Lane
- · Lane ordering within a Link
- · Link width negotiation
- Lane-to-Lane de-skew within a multi-Lane Link.

# 4.2.4.1 Training Sequences

Training sequences are composed of Ordered Sets used for initializing bit alignment, Symbol alignment and to exchange Physical Layer parameters. When the data rate is 2.5 GT/s or 5.0 GT/s, Ordered Sets are never scrambled but are always 8b/10b encoded. When the data rate is 8.0 GT/s or higher, the 128b/130b encoding is used and Symbols may or may not be scrambled, according to the rules in Section 4.2.2.4.

Training sequences (TS1 or TS2 or Modified TS1 or Modified TS2) are transmitted consecutively and can only be interrupted by SKP Ordered Sets (see Section 4.2.7) or, for data rates other than 2.5 GT/s, EIEOS Ordered Sets (see Section 4.2.4.3).

When 8.0 GT/s or higher data rates are supported, a TS1 (or TS2) Ordered Set using 8b/10b encoding (i.e., 2.5 or 5.0 GT/s data rate) can be either a standard TS1 (or TS2) Ordered Set (i.e., Symbol 6 is D10.2 for a TS1 Ordered Set or D5.2 for a TS2 Ordered Set) or an *EQ TS1 Ordered Set* (or *EQ TS2 Ordered Set*) (i.e., Symbol 6 bit 7 is 1b). The ability to transmit EQ TS1 Ordered Sets is implementation-specific. Ports supporting 8.0 GT/s or higher data rates must accept either TS1 (or TS2) type in the LTSSM states unless explicitly required to look for a specific type. Ports that do not support the 8.0 GT/s data rate are permitted, but not required, to accept EQ TS1 (or TS2) Ordered Sets.

When the 16.0 GT/s and higher data rate is supported, a TS2 using 128b/130b encoding (i.e. 8.0 or higher data rate) can be either a standard TS2 Ordered Set (i.e., Symbol 7 is 45h) or an **128b/130b EQ TS2** (i.e., Symbol 7 bit 7 is 1b). Ports supporting the 16.0 GT/s or higher data rate must accept either TS2 type in the LTSSM states unless explicitly required to look for a specific type. Ports that do not support the 16.0 GT/s data rate are permitted, but not required, to accept 128b/130b EQ TS2 Ordered Sets.

When using 8b/10b encoding, TS1 or TS2 Ordered Sets are considered consecutive only if Symbol 6 matches the Symbol 6 of the previous TS1 or TS2 Ordered Set.

Components that intend to either negotiate alternate protocols or pass a Training Set Message must use Modified TS1/TS2 Ordered Sets instead of standard TS1/TS2 Ordered Sets in Configuration.Lanenum.Wait,

Configuration.Lanenum.Accept, and Configuration.Complete substates. In order to be eligible to send the Modified TS1/TS2 Ordered Sets, components must set the Enhanced Link behavior Control bits (bit 7:6 of Symbol 5) in TS1 and TS2

Ordered Sets to 11b in Polling.Active, Polling.Configuration, Configuration.Linkwidth.Start, and

Configuration.Linkwidth.Accept sub-states and follow through the steps outlined on transition to

Configuration.Lanenum.Wait substate when LinkUp=0b. If the Link partner does not support Modified TS1/TS2 Ordered

Sets, then starting with Configuration.LaneNum.Wait, the standard TSes should stop sending 11b in the Enhanced Link

Behavior Control field and switch to the appropriate encodings.

When using 8b/10b encoding, modified TS1 or modified TS2 Ordered Sets are considered consecutive only if all Symbols matches the corresponding Symbols of the previous modified TS1 or modified TS2 Ordered Sets and the parity in Symbol 15 matches with the expected value. Symbols 8-14 must be identical in each Modified TS1/TS2 Ordered Sets across all Lanes of a Link.

When using 128b/130b encoding, TS1 or TS2 Ordered Sets are considered consecutive only if Symbols 6-9 match Symbols 6-9 of the previous TS1 or TS2 Ordered Set, with Reserved bits treated as described below.

Reserved bits in TS1 and TS2 Ordered Sets must be handled as follows:

- The Transmitter must transmit 0s for Reserved bits.
- · The Receiver:
  - must not determine that a TS1 or TS2 Ordered Set is invalid based on the received value of Reserved bits
  - must use the received value of Reserved bits for the purpose of a parity computation if the Reserved bits are included in a parity calculation
  - may optionally compare the received value of Reserved bits within Symbols that are explicitly called out as being required to be identical in TS1 or TS2 Ordered Sets to determine if they are consecutive
  - must not otherwise take any functional action based on the value of any received Reserved bits

When using 128b/130b encoding, Transmitters are required to track the running DC Balance of the bits transmitted on the wire (after scrambling and precoding, if turned on) that constitute the TS1 and TS2 Ordered Sets only. The running DC Balance is the difference between the number of 1s transmitted and the number of 0s transmitted. Each Lane must track its running DC Balance independently and be capable of tracking a difference of at least 511 bits in either direction: 511 more 1s than 0s, and 511 more 0s than 1s. Any counters used must saturate at their limit (not roll-over) and continue to track reductions after their limit is reached. For example, a counter that can track a difference of 511 bits will saturate at 511 if a difference of 513 is detected, and then change to 509 if the difference is reduced by 2 in the future.

The running DC Balance is set to 0 by two events: 1) The Transmitter exiting Electrical Idle; 2) Transmission of an EIEOS following a Data Block.

For every TS1 or TS2 Ordered Set transmitted, Transmitters must evaluate the running DC Balance and transmit one of the DC Balance Symbols defined for Symbols 14 and 15 as defined by the algorithm below. If the number of 1s needs to be reduced, the DC Balance Symbols 20h (for Symbol 14) and 08h (for Symbol 15) are transmitted. If the number of 0s needs to be reduced, the DC Balance Symbols DFh (for Symbol 14) and F7h (for Symbol 15) are transmitted. If no change is required, the appropriate TS1 or TS2 Identifier Symbol is transmitted. Any DC Balance Symbols transmitted for Symbols 14 or 15 bypass scrambling, while TS1 and TS2 Identifier Symbols follow the standard scrambling rules. The following algorithm must be used to control the DC Balance:

- If the running DC Balance is > 31 at the end of Symbol 11 of the TS Ordered Set, transmit DFh for Symbol 14 and F7h for Symbol 15 to reduce the number of 0s, or 20h for Symbol 14 and 08h for Symbol 15 to reduce the number of 1s.
- Else, if the running DC Balance is > 15 at the end of Symbol 11 of the TS Ordered Set, transmit F7h for Symbol 15 to reduce the number of 0s, or 08h for Symbol 15 to reduce the number of 1s. Transmit the normal TS Identifier Symbol (scrambled) for Symbol 14.
- Else, transmit the normal TS Identifier Symbol (scrambled) for Symbols 14 and 15.

Receivers are permitted, but not required, to check Symbols 14 and 15 for the following values when determining whether a TS1 or TS2 Ordered Set is valid: The appropriate TS Identifier Symbol after de-scrambling, or a valid DC Balance Symbol of DFh or 20h before de-scrambling for Symbol 14, or a valid DC Balance Symbol of F7h or 08h before de-scrambling for Symbol 15.

If a Reciever receives a DC balance pattern in Symbol 14, it is possible that the pattern is scrambled (and precoded). Thus if the Receiver is performing this optional check, it must keep descrambler and receive precoding running for checking Symbol 15, which can be either scrambled (and precoded) or the DC balance pattern.

## **IMPLEMENTATION NOTE**

# Sync Header and DC Balance

Block Sync Header bits and the first Symbol of TS1 and TS2 Ordered Sets do not affect the running DC Balance, because they have equal number of 1s and 0s.

The Training control bits Hot Reset bit, Disable Link bit, and Loopback bit are mutually exclusive, only one of these bits is permitted to be set at a time as well as transmitted on all Lanes in a configured (all Lanes that were in L0) or possible (all Lanes in Configuration) Link. If more than one of Hot Reset bit, Disable Link bit, or Loopback bit are Set at the same time, the Link behavior is undefined.

The TS1 Ordered Set's Retimer Equalization Extend bit is always set to 0b when transmitted by an Upstream Port or Downstream Port. Retimers set the bit to 1b as described in Section 4.3.7.2.

Symbol Description Number • When operating at 2.5 or 5.0 GT/s: COM (K28.5) for Symbol alignment. 0 • When operating at 8.0 GT/s or above: Encoded as 1Eh (TS1 Ordered Set).

Table 4-6 TS1 Ordered Set

Symbol Number						
	Link Numbe	r.				
	Ports that do not support 8.0 GT/s or above: 0-255, PAD.					
1	• Downst	ream Ports t	hat support 8.0 GT/s or above: 0-31, PAD.			
1	Upstream Ports that support 8.0 GT/s or above: 0-255, PAD.					
	• When o	perating at 2	2.5 or 5.0 GT/s: PAD is encoded as K23.7.			
	• When o	perating at 8	3.0 GT/s or above: PAD is encoded as F7h.			
	Lane Numbe	er within Link	ς.			
2	• When o	perating at 2	2.5 or 5.0 GT/s: 0-31, PAD. PAD is encoded as K23.7.			
	• When o	perating at 8	3.0 GT/s or above: 0-31, PAD. PAD is encoded as F7h.			
3	N_FTS. The r	number of Fa	ast Training Sequences required by the Receiver: 0-255.			
	Data Rate Ide	entifier				
	Bit 0	Reserved for future Data Rate.				
	Bit 1	2.5 GT/s Data Rate Supported. Must be set to 1b.				
	Bit 2	5.0 GT/s Data Rate Supported. Must be set to 1b if Bit 3 is 1b. See Section 8.2.				
	Bit 3	8.0 GT/s [	Data Rate Supported. Must be set to 1b if Bit 4 is 1b.			
	Bit 4	16.0 GT/s	Data Rate Supported. Must be set to 1b if Bit 5 is 1b.			
4	Bit 5	32.0 GT/s Data Rate Supported.				
	Bit 6	Autonom	ous Change/Selectable De-emphasis.			
			Instream Ports: This bit is defined for use in the following LTSSM states: Polling.Active, figuration.Linkwidth.Start, and Loopback.Entry. In all other LTSSM states, it is Reserved.			
		-	tream Ports: This bit is defined for use in the following LTSSM states: Polling.Active, figuration, Recovery, and Loopback.Entry. In all other LTSSM states, it is Reserved.			
	Bit 7	speed_change. This bit can be set to 1b only in the <u>Recovery.RcvrLock</u> LTSSM state. In all other LTSSM states, it is Reserved.				
	Training Con	ntrol				
	Bit 0	Hot Rese	t bit			
		0b	Deassert			
		1b	Assert			
	Bit 1	Disable L				
5		0b	Deassert			
		1b	Assert			
	Bit 2	Loopbac				
		0b	Deassert			
		1b	Assert			
	Bit 3	Disable S	Scrambling bit (2.5 GT/s and 5.0 GT/s data rates)			

Symbol Iumber			Description		
	0b	Deas	sert		
	1b	Asser	t		
	Reserve	d (other data	a rates)		
	Bit 4	<i>Compliar</i> 0b	nce Receive bit (5.0 GT/s and above data rates, optional at 2.5 GT/s)  Deassert		
		1b	Assert		
		that supp	t support 5.0 GT/s and above data rate(s) must implement the <u>Compliance Receive bit</u> . Ports ort only 2.5 GT/s data rate may optionally implement the <u>Compliance Receive bit</u> . If not nted, the bit is Reserved.		
	Bit 5	Loopback	<b>Modified Compliance Pattern in Loopback</b> . This bit is defined for use in Loopback by the Master when 32.0 GT/s or higher data rates are supported. See <u>Section 4.2.6.10.1</u> . In all others bit is Reserved.		
	Bit 7:6	Enhanced 00b	d Link Behavior Control  Full Equalization required  Modified TS1/TS2 Ordered Sets not supported.		
		01b	Equalization bypass to highest rate support  Modified TS1/TS2 Ordered Sets not supported.  Indicates intention to perform 32.0 GT/s equalization when set by Loopback Master. See Section 4.2.3 and Section 4.2.6.10.1.		
		10b	No Equalization Needed  Modified TS1/TS2 Ordered Sets not supported  A device advertising this capability must support Equalization bypass to highest rate. See Section 4.2.3.		
		11b	Modified TS1/TS2 Ordered Sets supported Equalization bypass options specified in Modified TS1/TS2 Ordered Sets.		
	These bits are defined for use in <u>Polling</u> and <u>Configuration</u> when <u>LinkUp</u> =0b and 32.0 GT/s or higher data rates are supported and in <u>Loopback</u> by the <u>Loopback Master</u> when 32.0 GT/s or higher data rates are supported. In all other cases, these bits are Reserved.				
	When operat	ing at 2.5 or	5.0 GT/s:		
	<ul> <li>Standar</li> </ul>	d TS1 Order	ed Sets encode this Symbol as a TS1 Identifier, D10.2 (4Ah).		
			•		
	• EQ TS1 Ordered Sets encode this Symbol as follows:  • For Equalization at 8.0 GT/s Data Rate:				
		•	eceiver Preset Hint. See Section 4.2.3.2.		
	Ві	it 6:3 <i>Tr</i>	ansmitter Preset. See Section 4.2.3.2.		
6	Bi	i <b>t 7</b> Se	et to 1b.		
	Bit 0 Transmitter		n at 32.0 GT/s or higher Data Rate: ansmitter Precode Request - See <u>Section 4.2.2.5</u> . This bit has no defined usage in ceivers at this time.		
	Ві	it <b>2:1</b> Re	eserved		
	Ві	it 6:3 Tr	ansmitter Preset. See Section 4.2.3.2 .		
	Ві	i <b>t 7</b> Se	et to 1b.		
	When operating at 8.0 GT/s or higher data rate:				

Symbol Number	Description					
	Bit 1:0	Equalization Control (EC). These bits are only used in the Recovery. Equalization and Loopback LTSSM states. See Section 4.2.6.4.2 and Section 4.2.6.10 . In all other LTSSM states, they must be set to 00b.				
	Bit 2	Reset EIEOS Interval Count. This bit is defined for use in the Recovery. Equalization LTSSM state. See Section 4.2.6.4.2 and Section 4.2.4.3 . In all other LTSSM states, it is Reserved.				
	Bit 6:3	Transmitter Preset. See Section 4.2.3 and Section 4.2.6.				
	Bit 7	<b>Use Preset</b> /Equalization Redo. This bit is defined for use in the Recovery.Equalization, Recovery.RcvrLoand Loopback LTSSM states. See Section 4.2.6.4.1, Section 4.2.6.4.2 and Section 4.2.6.10. In all other LTSSM states, it is Reserved.				
	• When op	perating at 2.5 or 5.0 GT/s: TS1 Identifier. Encoded as D10.2 (4Ah).				
	• When op Bit 5:0	rerating at 8.0 GT/s or higher:  FS when the EC field of Symbol 6 is 01b (see Section 4.2.3.1). Otherwise, Pre-cursor Coefficient for the current data rate of operation.				
7	Bit 6	<b>Transmitter Precoding on</b> . This bit is defined for use in the <u>Recovery</u> state for use at 32.0 GT/s or higher. See Section 4.2.2.5 . In all the other cases, it is Reserved.				
	Bit 7	<b>Retimer Equalization Extend</b> bit. This bit is defined for use in the Recovery. Equalization LTSSM state when operating at 16.0 GT/s or higher data rate. In all other LTSSM states and when operating at 8.0 GT/s, it is Reserved.				
	• When op	perating at 2.5 or 5.0 GT/s: TS1 Identifier. Encoded as D10.2 (4Ah).				
8	• When op Bit 5:0	perating at 8.0 GT/s or higher data rate:  LF when the EC field of Symbol 6 is 01b (see Section 4.2.3.1). Otherwise, Cursor Coefficient for the current data rate of operation.				
	Bit 7:6	Reserved.				
	<ul> <li>When op</li> </ul>	perating at 2.5 or 5.0 GT/s: TS1 Identifier. Encoded as D10.2 (4Ah).				
	• When op <b>Bit 5:0</b>	perating at 8.0 GT/s or higher data rate: Post-cursor Coefficient for the current data rate of operation.				
9	Bit 6	<b>Reject Coefficient Values bit.</b> This bit can only be set to 1b in specific Phases of the Recovery. Equalization LTSSM State. See Section 4.2.6.4.2. In all other LTSSM states, it must be set to 0b.				
	Bit 7	Parity (P). This bit is the even parity of all bits of Symbols 6, 7, and 8 and bits 6:0 of Symbol 9. Receivers must calculate the parity of the received bits and compare it to the received Parity bit. Received TS1 Ordered Sets are valid only if the calculated and received Parity match.				
	• When op	perating at 2.5 or 5.0 GT/s: TS1 Identifier. Encoded as D10.2 (4Ah).				
10 - 13	When operating at 8.0 GT/s or above: TS1 Identifier. Encoded as 4Ah.					
14 - 15	• When op	perating at 2.5 or 5.0 GT/s: TS1 Identifier. Encoded as D10.2 (4Ah).				
14-10		perating at 8.0 GT/s or above: TS1 Identifier (encoded as 4Ah) or a DC Balance Symbol.				

## Table 4-7 **TS2 Ordered Set**

		Table 4-7 <b>152 Ordered Set</b>			
Symbol Number	Description				
0	When operating at 2.5 or 5.0 GT/s: COM (K28.5) for Symbol alignment.				
	• when	operating at 8.0 GT/s or above: Encoded as 2Dh (TS2 Ordered Set).			
	Link Numb	per.			
	Ports that do not support 8.0 GT/s or above: 0-255, PAD.				
	Downstream Ports that support 8.0 GT/s or above: 0-31, PAD.				
1	Upstream Ports that support 8.0 GT/s or above: 0-255, PAD.				
	• When	operating at 2.5 or 5.0 GT/s: PAD is encoded as K23.7.			
	• When	operating at 8.0 GT/s or above: PAD is encoded as F7h.			
	Lane Numb	ber within Link.			
2	When	operating at 2.5 or 5.0 GT/s: 0-31, PAD. PAD is encoded as K23.7.			
	<ul> <li>When operating at 8.0 GT/s or above: 0-31, PAD. PAD is encoded as F7h.</li> </ul>				
3	N_FTS. The number of Fast Training Sequences required by the Receiver: 0-255.				
	Data Rate I	dentifier			
	Bit 0	Reserved for future Data Rate			
	Bit 1	2.5 GT/s Data Rate Supported. Must be set to 1b.			
	Bit 2	5.0 GT/s Data Rate Supported. Must be set to 1b if Bit 3 is 1b. See Section 8.2.			
	Bit 3	8.0 GT/s Data Rate Supported. Must be set to 1b if Bit 4 is 1b.			
4	Bit 4	16.0 GT/s Data Rate Supported. Must be set to 1b if Bit 5 is 1b.			
	Bit 5	32.0 GT/s Data Rate Supported			
	Bit 6	Autonomous Change/Selectable De-emphasis/Link Upconfigure Capability. This bit is defined for use i the following LTSSM states: Polling.Configuration, Configuration.Complete, and Recovery. In all other LTSSM states, it is Reserved.			
	Bit 7	speed_change. This bit can be set to 1b only in the <u>Recovery.RcvrCfg</u> LTSSM state. In all other LTSSM states, it is Reserved.			
	Training Co	ontrol			
	Bit 0	Hot Reset bit			
		<b>0b</b> Deassert			
5		1b Assert			
J	Bit 1	Disable Link bit			
		<b>0b</b> Deassert			
		<b>1b</b> Assert			
	Bit 2	Loopback bit			

Symbol Number			Description			
	0b	Deas	sert			
	1b	Asser	t			
	Bit 3	Disable S <b>0b</b>	crambling bit in 2.5 GT/s and 5.0 GT/s data rates; Reserved in other data rates  Deassert			
		1b	Assert			
	Bit 4	Retimer I 0b	Present bit in 2.5 GT/s data rate. Reserved in other data rates.  No Retimers present			
		1b	One or more Retimers present			
	Bit 5	data rate	mers Present bit in 2.5 GT/s data rate. Reserved in other data rates. Ports that support 16.0 GT/ or higher must implement this bit. Ports that support only 8.0 GT/s data rate or lower are d to implement this bit. Zero or one Retimers present			
		1b	Two or more Retimers present			
	Bit 7:6	Enhanced <b>00b</b>	d Link Behavior Control Full Equalization required, Modified TS1/TS2 Ordered Sets not supported.			
		01b	Equalization bypass to highest rate support  Modified TS1/TS2 Ordered Sets not supported.  See Section 4.2.3.			
		10b	No Equalization Needed, A device advertising this capability must support Equalization bypass to highest rate. See Section 4.2.3. Modified TS1/TS2 Ordered Sets not supported			
		11b	Modified TS1/TS2 Ordered Sets supported, Equalization bypass options specified in Modified TS1/TS2 Ordered Sets.			
	These bits defined for use in <u>Polling</u> and <u>Configuration</u> when <u>LinkUp</u> =0 and 32.0 GT/s or higher data rate is supported. In all other cases, Bits 7:6 are Reserved.					
	• When op	perating at 2	.5 or 5.0 GT/s:			
	∘ Star	ndard TS2 O	rdered Sets encode this Symbol as a TS2 Identifier, D5.2 (45h).			
			I Sets encode this Symbol as follows:			
	•	Bit 2:0	zation at 8.0 GT/s Data Rate: Receiver Preset Hint. See Section 4.2.3.2 .			
		Bit 6:3	Transmitter Preset. See Section 4.2.3.2 .			
		Bit 7	Set to 1b.			
6	•	For Equaliz	zation at 32.0 GT/s or higher Data Rate:  **Transmitter Precode Request**. See Section 4.2.2.5 .			
		Bit 2:1	Reserved			
		Bit 6:3	Transmitter Preset. See Section 4.2.3.2 .			
		Bit 7	Set to 1b.			
	<ul><li>When op Bit 3:0</li></ul>	erating at 8 Reser	.0 GT/s or higher Data Rate: ved.			

Symbol Number	Description				
	00b	8.0 GT/s			
	10b	16.0 GT/s			
	01b	32.0 GT/s			
	11b	Reserved			
	Reserve	its are defined for use in the Recovery.RcvrCfg LTSSM state. In all other LTSSM states, they are ed. See Section 4.2.3 for usage and recognize that these bits are non-sequentially encoded for es of backwards compatibility			
	Bit 6	<b>Quiesce Guarantee</b> . This bit is defined for use in the Recovery.RcvrCfg LTSSM state. In all other LTSSM states, it is Reserved.			
	Bit 7	$\label{eq:covery_RcvrCfg} \textbf{LTSSM state. In all other LTSSM states, it is Reserved.}$			
	When operate	ing at 2.5 or 5.0 GT/s: TS2 Identifier. Encoded as D5.2 (45h).			
		ing at 8.0 GT/s or above:			
	<ul> <li>Standar</li> </ul>	d TS2 Ordered Sets encode this Symbol as a TS2 Identifier, 45h.			
7	• 128b/13 Bit 0	30b EQ TS2 Ordered Sets encode this Symbol as follows:  Transmitter Precode Request for operating at 32.0 GT/s or higher Data Rate. See Section 4.2.2.5. This bit is Reserved if the 128b/130b EQ TS2 is sent for equalization at data rates of 8.0 GT/s or 16.0 GT/s.			
	Bit 2:1	Reserved			
	Bit 6:3	128b/130b Transmitter Preset. See Section 4.2.3.2.			
	Bit 7	Set to 1b.			
	This definition is only valid in the $\frac{\text{Recovery.RcvrCfg}}{\text{LTSSM}} \text{ state when Preset values are being communicated.}$				
0 12	When operate	ring at 2.5 or 5.0 GT/s: TS2 Identifier. Encoded as D5.2 (45h).			
8 - 13	When operat	ing at 8.0 GT/s or above: TS2 Identifier. Encoded as 45h.			
14-15	· · · · · · · · · · · · · · · · · · ·	ing at 2.5 or 5.0 GT/s: TS2 Identifier. Encoded as D5.2 (45h). ing at 8.0 GT/s or above: TS2 Identifier (encoded as 45h) or a DC Balance Symbol.			
	• When operat	ang at 6.0 GH/s of above. 132 Identifier (efficided as 43ff) of a DC balance symbol.			
		Table 4-8 Modified TS1/TS2 Ordered Set (8b/10b encoding)			
Symbol Number		Description			
0	COM (K28.5) for S	Symbol alignment.			
	Link Number.				
1		ts: 0-31 PAD (K23.7)			
1					
	Upstream Ports:	0-255, PAD (K23.7).			

Symbol Number	Description						
2	Lane Number within Link: 0-31, PAD. PAD is encoded as K23.7.						
3	N_FTS. The number of Fast Training Sequences required by the Receiver: 0-255.						
	Data Rate Identifier						
	Bit 0	Reserved for	r future Data Rate.				
	Bit 1	2.5 GT/s Data	a Rate Supported. Must be set to 1b.				
	Bit 2	5.0 GT/s Data Rate Supported. Must be set to 1b if Bit 3 is 1b. See Section 8.2.					
4	Bit 3	8.0 GT/s Data Rate Supported. Must be set to 1b if Bit 4 is 1b.					
	Bit 4	16.0 GT/s Da	ta Rate Supported. Must be set to 1b if Bit 5 is 1b.				
	Bit 5	32.0 GT/s Da	ta Rate Supported.				
	Bit 6	Link Upconf	igure Capability				
	Bit 7	Reserved.					
	Training/ Eq	ualization Cont	rol				
	Bit 0	Equalization	bypass to highest rate support. See Section 4.2.3				
	Bit 1	No Equalization Needed bit. See Section 4.2.3					
	Bit 3:2	Reserved					
F	Bit 4 Retimer Present bit						
5	<b>0b</b> No Retimers present						
		1b	One Retimer is present				
	Bit 5	Two or more	Retimers Present				
	Bit 6	1b					
	Bit 7	1b					
	For Modified	TS1: TS1 Identi	fier, encoded as D10.2				
6	For Modified TS2: TS2 Identifier, encoded as D5.2						
	For Modified	TS1: TS1 Identi	fier, encoded as D10.2				
7	For Modified TS2: TS2 Identifier, encoded as D5.2						
	Bits 2:0	Modified TS					
		000b	PCIe protocol only				
		001b	PCIe protocol only with vendor defined <i>Training Set Messages</i>				
		010b	Alternate Protocol Negotiation				
8-9		011b through	Reserved				
		111b	The values advertised in these bits must be consistent with the Modified TS Usage Mode Selected field of the 32.0 GT/s Control register and the capabilities of the device. These are				
		bits[2:0] of S					
	Bits 15:3	Modified TS	Information 1				

Symbol Number	Description
	If Modified TS Usage = 001b or 010b; else Reserved.
10-11	Training Set Message Vendor ID if Modified TS Usage = 001b.  Alternate Protocol Vendor ID if Modified TS Usage = 010b.  Reserved for other cases.
12-14	If Modified TS Usage = 001b or 010b, Modified TS Information 2  Else, Reserved
15	Bit-wise even parity of Symbols 4 through 14 For example: Bit 0 = Symbol 4 Bit [0] ^ Symbol 5 Bit [0] ^ ^ Symbol 14 Bit [0],, Bit [7] = Symbol 4 Bit [7] ^ Symbol 5 Bit [7] ^ ^ Symbol 14 Bit [7]

Fields in the Modified TS1/TS2 Ordered Sets that extend over multiple Symbols use the little endian format using all the bits over those multiple Symbols. For example, Symbols 8 and 9 of the Modified TS1/TS2 comprise 16 bits. The Modified TS Usage field goes in bits [2:0] of Symbol 8 with the bit 0 of Modified TS Usage field placed in bit 0 of Symbol 8, bit 1 of Modified TS Usage field placed in bit 2 of Symbol 8.

Similarly, bit 12 of the 13 bits of Modified TS Information 1 field is placed in bit 7 of Symbol 9 where as bit 0 of Modified TS Information 1 is placed in bit 3 of Symbol 8.

## 4.2.4.2 Alternate Protocol Negotiation

In addition to the decision to skip equalization, alternate protocols can also be negotiated during the Configuration.Lanenum.Wait, Configuration.Lanenum.Accept, and Configuration.Complete substates, while LinkUp=0b, through the exchange of Modified TS1/TS2 Ordered sets in the 8b/10b encoding.

Alternate protocol(s) may be supported with PCIe PHY in 128b/130b encoding. An alternate protocol is defined to be a non-PCIe protocol using the PCIe PHY layer. One may choose to run PCIe protocol in addition to one or multiple alternate protocols in the alternate protocol mode. The Ordered Set blocks are used as-is, along with the rules governing SKP Ordered Set insertion and the transition between Ordered Set and Data Blocks. The contents of the Data Blocks, however, may be modified according to the rules of the alternate protocol.

# **IMPLEMENTATION NOTE**

# Alternate Protocols should have an EDS Token Equivalent

The EDS Token is used in PCI Express to indicate a switch from Data Blocks to Ordered Set blocks. This additional "redundant" information ensures that a random bit error in the 2 bit block header isn't incorrectly interpreted as the end of a data stream. This is one mechanism used by PCI Express to accomplish an undected data error Hamming Distance of 4.

Alternate protocols should have an equivalent mechansim.

The following diagram represents the states where alternate protocol and equalization bypass negotiation occurs:




Figure 4-24 Alternate Protocol Negotiation and Equalization Bypass LTSSM States

Downstream Ports manage Alternate Protocol Negotiation and Training Set Messages based on the value of the Modified TS Usage Mode Selected field when the Port is in Configuration.Lanenum.Wait, Configuration.Lanenum.Accept, and Configuration.Complete substates with LinkUp = 0.

Upstream Ports must respond to unsupported Modified TS Usage values by transmitting Modified TS Usage 000b.

If Modified TS Usage Mode Selected is:

#### 000b

No Alternate Protocol Negotiation or Training Set Message occurs. The link will operate as a PCI Express Link.

### 001b

<u>Training Set Messages are enabled. Modified TS Information 1 and Modified TS Information 2 fields carry the vendor specific messages defined by the Training Set Message Vendor ID field.</u>

### 010b

Alternate Protocol Negotiation is enabled. Modified TS Information 1 and Modified TS Information 2 fields carry the alternate protocol details defined by the Alternate Protocol Vendor ID field. A protocol request or response is associated with the protocol determined by Alternate Protocol Details and Alternate Protocol Vendor ID. A protocol request or response is associated with the protocol defined by the Alternate Protocol Vendor ID field.

The Alternate Protocol Negotiation Status field indicates the progress of the negotiation protocol.

#### others

Reserved

A Downstream Port that supports Alternate Protocol Negotiation will start the negotiation process when it first enters Configuration.Lanenum.Wait, LinkUp = 0, and Modified TS Usage Mode Selected field is 010b. Starting negotiation consists of sending Modified TS1/TS2 Ordered Sets with Modified TS Usage = 010b.

Table 4-9 Modified TS Information 1 field in Modified TS1/TS2 Ordered Sets if Modified TS Usage = 010b (Alternate Protocol)

Bits	Field			Description	
		For Modified TS1 Ordered Sets:			
		00b	DP	Indicates a protocol request from the Downstream Port asking whether the Upstream Port supports a particular alternate protocol.	
			UP	Indicates that the Upstream Port does not have an answer for a protocol request yet. This occurs either when it is evaluating the protocol request or it has not received two consecutive Modified TS1s to perform the evaluation. In the former case, Alternate Protocol Vendor ID and Alternate Protocol Details reflect what it received, while Modified TS Information 2 is protocol specific. In the latter case, all 3 fields must be 0.	
		01b	DP	Reserved	
			UP	Indicates that the Upstream Port does not support the requested protocol.  Alternate Protocol Vendor ID and Alternate Protocol Details reflect what it received.  Modified TS Information 2 must be all 0s.	
	Alternate	10b	DP	Reserved	
4:3	Protocol Negotiation Status	tiation	UP	Indicates that the Upstream Port supports the requested protocol. <u>Alternate</u> Protocol Vendor ID and Alternate Protocol Details reflect what it received, while Modified TS Information 2 field is protocol specific.	
		11b	Reserved		
		For Modified	d TS2 Ordered Sets:		
Behavior is undefined if the Downstream Port had not earlier re protocol in this instance of protocol negotiation during the Mod Similarly, behavior is undefined if the Upstream Port had not e		protocol confirmation from the Downstream Port as well as the Upstream Port. sundefined if the Downstream Port had not earlier received status 10b for this this instance of protocol negotiation during the Modified TS1 Ordered Sets. behavior is undefined if the Upstream Port had not earlier transmitted status 10b for col in this instance of protocol negotiation during the Modified TS1 Ordered Sets.			
			in the Mod	ol is selected unless the Downstream Port sends and receives a protocol confirmation ified TS2 Ordered Sets. If the Downstream Port decides not to use any Alternate that may optionally indicate this by transmitting Modified TS2 Ordered Set with Modified of 000b.	
		01b, 10b, 11b	Reserved		
15:5	Alternate Protocol Details	Alternate Pro	otocol Details is Modified TS Usage = 010b.		

If  $\underline{\text{Modified TS Usage}} = 001b$ , then  $\underline{\text{Modified TS Information 1}}$  and  $\underline{\text{Modified TS Information 2}}$  contain details of the training set messages.

Alternate Protocol Negotiation must be concurrent with the Lane number negotiation. The DP is responsible for ensuring that they arrive at a consensus on the Alternate Protocol Negotiation prior to transitioning to Configuration.Complete substate. It is permitted to fall back to PCIe protocol if the Alternate Protocol Negotiation does not arrive at a consensus. On a successful negotiation to alternate protocol, the Link moves to L0 at 2.5 GT/s, switches the data rate to the higher data rates, performing equalization, if needed and enters L0 at the higest data rate desired. After transmitting the SDS

Ordered Set in the highest data rate after equalization has been performed, the Data Blocks will carry the alternate protocol and the Link will be under the control of the alternate protocol.

### 4.2.4.3 Electrical Idle Sequences (EIOS)

Before a Transmitter enters Electrical Idle, it must always send an Electrical Idle Ordered Set Sequence (EIOSQ), unless otherwise specified. An Electrical Idle Ordered Set Sequence (EIOSQ) is defined as one EIOS if the current Data Rate is 2.5 GT/s, 8.0 GT/s, 16.0 GT/s, or 32.0 GT/s Data Rate, or two consecutive EIOSs if the current Data Rate is 5.0 GT/s.

When using 8b/10b encoding, an EIOS is a K28.5 (COM) followed by three K28.3 (IDL) Symbols. Transmitters must transmit all Symbols of an EIOS. An EIOS is received when the COM and two of the three IDL Symbols are received. When using 128b/130b encoding, an EIOS is an Ordered Set block, as defined in Table 4-11. Transmitters must transmit all Symbols of an EIOS if additional EIOSs are to be transmitted following it. Transmitters must transmit Symbols 0-13 of an EIOS, but are permitted to terminate the EIOS anywhere in Symbols 14 or 15, when transitioning to Electrical Idle after it. An EIOS is considered received when Symbols 0-3 of an Ordered Set Block match the definition of an EIOS.

## **IMPLEMENTATION NOTE**

## Truncation of EIOS Ordered Set

Truncation in the last EIOS is allowed to help implementations where a transmitter may terminate on an internal clock boundary that may not align on a Symbol boundary due to 128b/130b encoding. Truncation is okay since Receivers will just look at the first four Symbols to conclude it is an EIOS.

After transmitting the last Symbol of the last Electrical Idle Ordered Set, the Transmitter must be in a valid Electrical Idle state as specified by  $T_{TX-IDLE-SET-TO-IDLE}$  (see Table 8-7).

Table 4-10 Electrical Idle Ordered Set (EIOS) for 2.5 GT/s and 5.0 GT/s Data Rates

7		
Symbol Number	Encoded Values	Description
0	K28.5	COM for Symbol alignment
1	K28.3	IDL
2	K28.3	IDL
3	K28.3	IDL

Table 4-11 Electrical Idle Ordered Set (EIOS) for 8.0 GT/s and Above Data Rates

Symbol Numbers	Value	Description
0-15	66h	EIOS Identifier and Payload

Table 4-12 Electrical Idle Exit Ordered Set (EIEOS) for 5.0 GT/s Data Rate

Symbol Number	Encoded Values	Description
0	K28.5	COM for Symbol alignment
1-14	K28.7	EIE - K Symbol with low frequency components for helping achieve exit from Electrical Idle
15	D10.2	TS1 Identifier (See Note 1)

# 5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Symbol Number Encoded Values	Description
------------------------------	-------------

#### Notes:

1. This symbol is not scrambled. Previous versions of this specification were less clear and some implementations may have incorrectly scrambled this symbol. It is recommended that devices be tolerant of receiving EIEOS in which this symbol is scrambled.

Table 4-13	Flectrical Idle Ex	cit Ordered Set (FIFOS)	for 8.0 GT/s Data Rates


Symbol Numbers	Value	Description
0, 2, 4, 6, 8, 10, 12, 14	00h	Symbol 0: EIEOS Identifier  A low frequency pattern that alternates between eight 0s and eight 1s.
1, 3, 5, 7, 9, 11, 13, 15	FFh	A low frequency pattern that alternates between eight 0s and eight 1s.

Table 4-14 Electrical Idle Exit Ordered Set (EIEOS) for 16.0 GT/s Data Rate


Symbol Numbers	Value	Description
0, 1, 4, 5, 8, 9, 12, 13	00h	Symbol 0: EIEOS Identifier  A low frequency pattern that alternates between sixteen 0s and sixteen 1s.
2, 3, 6, 7, 10, 11, 14, 15	FFh	A low frequency pattern that alternates between sixteen 0s and sixteen 1s.

Table 4-15 Electrical Idle Exit Ordered Set (EIEOS) for 32.0 GT/s Data Rate

Symbol Numbers	Value	Description
0, 1, 2, 3, 8, 9, 10, 11	00h	Symbol 0: EIEOS Identifier  A low frequency pattern that alternates between thirty-two 0s and thirty-two 1s.
4, 5, 6, 7, 12, 13, 14, 15	FFh	A low frequency pattern that alternates between thirty-two 0s and thirty-two 1s.



(Electrical Idle Exit Ordered Set at 8.0 GT/s Data Rate)



(Electrical Idle Exit Ordered Set at 16.0 GT/s Data Rate)




Figure 4-25 Electrical Idle Exit Ordered Set for 8.0 GT/s and Above Data Rates (EIEOS)

The Electrical Idle Exit Ordered Set (EIEOS) is transmitted only when operating at speeds other than 2.5 GT/s. It is a low frequency pattern transmitted periodically to help ensure that receiver Electrical Idle exit circuitry can detect an exit from Electrical Idle. When using 128b/130b encoding, it is also used for Block Alignment as described in Section 4.2.2.2.1

An Electrical Idle Exit Ordered Set Sequence (EIEOSQ) comprises of two consecutive EIEOS for data rates of 32.0 GT/s and

uniterrupted in order to be considered consecutive and form an <u>EIEOSQ</u>. Irrespective of the length of the <u>EIEOSQ</u>, block alignment still occurs on an EIEOS.

When using 8b/10b encoding and operating at 5.0 GT/s, an <u>EIEOSQ</u>, as defined in <u>Table 4-12</u>, is transmitted in the following situations:

above and one EIEOS for 5.0 GT/s, 8.0 GT/s, and 16.0 GT/s. The two EIEOS at 32.0 GT/s must be back to back and

- Before the first TS1 Ordered Set after entering the LTSSM Configuration.Linkwidth.Start state.
- Before the first TS1 Ordered Set after entering the LTSSM Recovery.RcvrLock state.
- After every 32 TS1 or TS2 Ordered Sets are transmitted in the LTSSM Configuration.Linkwidth.Start, Recovery.RcvrLock, and Recovery.RcvrCfg states. The TS1/TS2 count is set to 0 when:
  - An EIEOS is transmitted.
  - The first TS2 Ordered Set is received while in the LTSSM Recovery.RcvrCfg state.

When using 128b/130b encoding, an <u>EIEOSQ</u>, as defined in <u>Table 4-13</u> through <u>Table 4-15</u> and <u>Figure 4-25</u>, is transmitted in the following situations:

- · Before the first TS1 Ordered Set after entering the LTSSM Configuration.Linkwidth.Start substate.
- Before the first TS1 Ordered Set after entering the LTSSM Recovery.RcvrLock substate.
- Immediately following an EDS Framing Token when ending a Data Stream and not transmitting an EIOS and not entering the LTSSM Recovery.RcvrLock substate.
- After every 32 TS1 or TS2 Ordered Sets are transmitted in all LTSSM states which require transmission of TS1 or TS2 Ordered Sets. The TS1/TS2 count is set to 0 when:
  - An EIEOS is transmitted.
  - $\circ~$  The first TS2 Ordered Set is received while in the LTSSM Recovery.RcvrCfg state.
  - The first TS2 Ordered Set is received while in the LTSSM Configuration.Complete state.
  - A Downstream Port is in Phase 2 of the LTSSM Recovery. Equalization state and two consecutive TS1 Ordered Sets are received on any Lane with the Reset EIEOS Interval Count bit set.
  - An Upstream Port is in Phase 3 of the LTSSM Recovery. Equalization state and two consecutive TS1
     Ordered Sets are received on any Lane with the Reset EIEOS Interval Count bit set.
- After every 65,536 TS1 Ordered Sets are transmitted in the LTSSM Recovery. Equalization state if the Reset EIEOS Interval Count bit has prevented it from being transmitted for that interval. Implementations are permitted to satisfy this requirement by transmitting an EIEOSQ within two TS1 Ordered Sets of when the scrambling LFSR matches its seed value.
- As part of an FTS Ordered Set, Compliance Pattern, or Modified Compliance pattern as described in the relevant sections.

Example: An LTSSM enters Recovery.RcvrLock from L0 in 5.0 GT/s data rate. It transmits an EIEOS followed by TS1 Ordered Sets. It transmits 32 TS1 Ordered Sets following which it transmits the second EIEOS. Subsequently it sends two more TS1 Ordered Sets and enters Recovery.RcvrCfg where it transmits the third EIEOS after transmitting 30 TS2 Ordered Sets. It transmits 31 more TS2 Ordered Sets (after the first 30 TS2 Ordered Sets) in Recovery.RcvrCfg when it receives a TS2 Ordered Set. Since it receives its first TS2 Ordered Set, it will reset its EIEOS interval count to 0 and keep transmitting another 16 TS2 Ordered Sets before transitioning to Recovery.Idle. Thus, it did not send an EIEOS in the midst of the last 47 TS2 Ordered Sets since the EIEOS interval count got reset to 0b. From Recovery.Idle, the LTSSM transitions to Configuration.Linkwidth.Start and transmits an EIEOS after which it starts transmitting the TS1 Ordered Sets.

While operating in speeds other than 2.5 GT/s, an implementation is permitted to not rely on the output of the Electrical Idle detection circuitry except when receiving the EIEOS during certain LTSSM states or during the receipt of the FTS prepended by the four consecutive EIE Symbols (see Section 4.2.4.6) at the Receiver during Rx L0s or the Modified Compliance Pattern in Polling.Compliance when the circuitry is required to signal an exit from Electrical Idle.

## 4.2.4.4 Inferring Electrical Idle

A device is permitted in all speeds of operation to infer Electrical Idle instead of detecting Electrical Idle using analog circuitry. Table 4-16 summarizes the conditions to infer Electrical Idle in the various substates.

Table 4-16 Electrical Idle Inference Conditions

State	2.5 GT/s	5.0 GT/s	8.0 GT/s and higher data rates
LO	Absence of Flow Control	Absence of Flow Control	Absence of Flow Control
	Update DLLP <sup>56</sup> or alternatively	Update DLLP <sup>57</sup> or alternatively	Update DLLP <sup>58</sup> or alternatively
	a SKP Ordered Set in a 128 μs	a SKP Ordered Set in a 128 μs	a SKP Ordered Set in a 128 μs
	window	window	window
Recovery.RcvrCfg	Absence of a TS1 or TS2 Ordered Set in a 1280 UI interval	Absence of a TS1 or TS2 Ordered Set in a 1280 UI interval	Absence of a TS1 or TS2 Ordered Set in a 4 ms window
Recovery.Speed when successful_speed_negotiation = 1b	Absence of a TS1 or TS2	Absence of a TS1 or TS2	Absence of a TS1 or TS2
	Ordered Set in a 1280 UI	Ordered Set in a 1280 UI	Ordered Set in a 4680 UI
	interval	interval	interval
Recovery.Speed when successful_speed_negotiation = 0b	Absence of an exit from	Absence of an exit from	Absence of an exit from
	Electrical Idle in a 2000 UI	Electrical Idle in a 16000 UI	Electrical Idle in a 16000 UI
	interval	interval	interval
Loopback.Active (as slave)	Absence of an exit from Electrical Idle in a 128 μs window	N/A	N/A

The Electrical Idle exit condition must not be determined based on inference of Electrical Idle condition. For area efficiency, an implementation is permitted to choose to implement a common timeout counter per LTSSM and look for the Electrical Idle inference condition within the common timeout window determined by the common counter for each of the Lanes the LTSSM controls instead of having a timeout counter per Lane.

## Inference of Electrical Idle

In the L0 state, one or more Flow Control Update DLLPs are expected to be received in a 128 µs window. Also in L0, one or more SKP Ordered Sets are expected to be received in a 128 µs window. As a simplification, it is permitted to use either one (or both) of these indicators to infer Electrical Idle. Hence, the absence of a Flow Control Update DLLP and/or a SKP Ordered Set in any 128 µs window can be inferred as Electrical Idle. In Recovery.RcvrCfg as well as Recovery.Speed with successful speed negotiation, the Receiver should receive TS1 or TS2 Ordered Sets continuously with the exception of the EIEOS and the SKP Ordered Set. Hence, the absence of a TS1 or TS2 Ordered Set in the interval specified above must be treated as Electrical Idle for components that implement the inference mechanism. In the event that the device enters Recovery.Speed with successful\_speed\_negotiation = 0b, there is a possibility that the device had failed to receive Symbols. Hence, the Electrical Idle inference is done as an absence of exit from Electrical Idle. In data rates other than 2.5 GT/s, Electrical Idle exit is guaranteed only on receipt of an EIEOS. Hence, the window is set to 16000 UI for detecting an exit from Electrical Idle in 5.0 GT/s and above data rates. In 2.5 GT/s data rate, Electrical Idle exit must be detected with every Symbol received. Hence, absence of Electrical Idle exit in a 2000 UI window constitutes an Electrical Idle condition.

### 4.2.4.5 Lane Polarity Inversion

During the training sequence in <u>Polling</u>, the Receiver looks at Symbols 6-15 of the TS1 and TS2 Ordered Sets as the indicator of Lane polarity inversion (D+ and D- are swapped). If Lane polarity inversion occurs, the TS1 Symbols 6-15 received will be D21.5 as opposed to the expected D10.2. Similarly, if Lane polarity inversion occurs, Symbols 6-15 of the TS2 Ordered Set will be D26.5 as opposed to the expected D5.2. This provides the clear indication of Lane polarity inversion.

If polarity inversion is detected the Receiver must invert the received data. The Transmitter must never invert the transmitted data. Support for Lane Polarity Inversion is required on all PCI Express Receivers across all Lanes independently.

## 4.2.4.6 Fast Training Sequence (FTS)

Fast Training Sequence (FTS) is the mechanism that is used for bit and Symbol lock when transitioning from <u>L0s</u> to L0. The FTS is used by the Receiver to detect the exit from Electrical Idle and align the Receiver's bit and Symbol receive circuitry to the incoming data. Refer to Section 4.2.5 for a description of L0 and L0s.

### • At 2.5 GT/s and 5.0 GT/s data rates:

A single FTS is comprised of one K28.5 (COM) Symbol followed by three K28.1 Symbols. The maximum number of FTSs (N\_FTS) that a component can request is 255, providing a bit time lock of 4 \* 255 \* 10 \* UI. If the data rate is 5.0 GT/s, four consecutive EIE Symbols are transmitted at valid signal levels prior to transmitting the first FTS. These Symbols will help the Receiver detect exit from Electrical Idle. An implementation that does not guarantee proper signaling levels for up to the allowable time on the Transmitter pins (see Section 4.2.4.6) since exiting Electrical Idle condition is required to prepend its first FTS by extra EIE Symbols so that the Receiver can receive at least four EIE Symbols at valid signal levels. Implementations must not transmit more than eight EIE Symbols prior to transmitting the first FTS. A component is permitted to advertise different N\_FTS rates at different speeds. At 5.0 GT/s, a component may choose to advertise an appropriate N\_FTS number considering that it will receive the four EIE Symbols. 4096 FTSs must be sent when the Extended Synch bit is set in order to provide external Link monitoring tools with enough time to achieve bit and framing

synchronization. SKP Ordered Sets must be scheduled and transmitted between FTSs as necessary to meet the definitions in Section 4.2.7 with the exception that no SKP Ordered Sets can be transmitted during the first N\_FTS FTSs. A single SKP Ordered Set is always sent after the last FTS is transmitted. It is permitted for this SKP Ordered Set to affect or not affect the scheduling of subsequent SKP Ordered Sets for Clock Tolerance Compensation by the Transmitter as described in Section 4.2.7 . Note that it is possible that two SKP Ordered Sets can be transmitted back to back (one SKP Ordered Set to signify the completion of the 4096 FTSs and one scheduled and transmitted to meet the definitions described in Section 4.2.7 ).

#### At 8.0 GT/s and above data rates:

A single FTS is a 130-bit unscrambled Ordered Set Block, as shown in Table 4-17. The maximum number of FTSs (N\_FTS) that a component can request is 255, providing a bit time lock of 130 \* 255 UI (130 \* 263 or 273 UI if including the periodic EIEOS). A component is permitted to advertise different N\_FTS values at different speeds. On exit from L0s, the transmitter first transmits an EIEOSQ which will help the receiver detect exit from Electrical Idle due to its low frequency content. After that first EIEOSQ, the transmitter must send the required number of FTS (4096 when the Extended Synch bit is Set; otherwise N\_FTS), with an EIEOSQ transmitted after every 32 FTS. The FTS sequence will enable the receiver obtain bit lock (and optionally to do Block alignment). When the Extended Synch bit is Set, SKP Ordered Sets must be scheduled and transmitted between FTSs and EIEOSQ as necessary to meet the definitions in Section 4.2.7. The last FTS Ordered Set of the FTS sequence, if any (no FTS Ordered Sets are sent if N\_FTS is equal to zero), is followed by a final EIEOSQ that will help the receiver acquire Block alignment. Implementations are permitted to send two EIEOS back to back even at a data rate below 32.0 GT/s following the last FTS Ordered Set if the N\_FTS is a multiple of 32. The EIEOS resets the scrambler in both the Transmitter as well as the Receiver. Following the final EIEOSQ, an SDS Ordered Set is transmitted to help the receiver perform de-skew and to indicate the transmitted.

## **IMPLEMENTATION NOTE**

# Scrambling LFSR During FTS Transmission in 128b/130b Encoding

Since the scrambler is reset on the last EIEOS, and none of the ordered set in the FTS sequence is scrambled, it does not matter whether implementations choose to advance the scrambler or not during the time FTS is received.

Table 4-17 FTS for 8.0 GT/s and Above Data Rates

Symbol Number	Value
0	55h
1	47h
2	4Eh
3	C7h
4	CCh
5	C6h
6	C9h

Symbol Number	Value
7	25h
8	6Eh
9	ECh
10	88h
11	7Fh
12	80h
13	8Dh
14	8Bh
15	8Eh

N\_FTS defines the number of FTSs that must be transmitted when transitioning from  $\underline{L0s}$  to L0. At the 2.5 GT/s data rate, the value that can be requested by a component corresponds to a Symbol lock time of 16 ns (N\_FTS set to 0b and one SKP Ordered Set) to ~4  $\mu$ s (N\_FTS set to 255), except when the Extended Synch bit is Set, which requires the transmission of 4096 FTSs resulting in a bit lock time of 64  $\mu$ s. For 8.0 GT/s and above data rates, when the Extended Synch bit is Set, the transmitter is required to send 4096 FTS Ordered Set Blocks. Note that the N\_FTS value reported by a component may change; for example, due to software modifying the value in the Common Clock Configuration bit (Section 7.5.3.7).

If the N\_FTS period of time expires before the Receiver obtains bit lock, Symbol lock or Block alignment, and Lane-to-Lane de-skew on all Lanes of the configured Link, the Receiver must transition to the  $\underline{\text{Recovery}}$  state. This sequence is detailed in the LTSSM in Section 4.2.5.

### 4.2.4.7 Start of Data Stream Ordered Set (SDS Ordered Set)

The Start of Data Stream (SDS) Ordered Set, described in Table 4-18 and Table 4-19, is defined only for 128b/130b encoding. It is transmitted in the Configuration.Idle, Recovery.Idle, and Tx\_L0s.FTS LTSSM states to define the transition from Ordered Set Blocks to a Data Stream, and Loopback Masters are permitted to transmit it as described in Section 4.2.2.6. It must not be transmitted at any other time. While not in the Loopback state, the Block following an SDS Ordered Set must be a Data Block, and the first Symbol of that Data Block is the first Symbol of the Data Stream.

Table 4-18 SDS Ordered Set (for 8.0 GT/s and 16.0 GT/s Data Rate)

Symbol Number	Value	Description		
0	E1h	SDS Ordered Set Identifier		
1-15	55h	Body of SDS Ordered Set		

Table 4-19 SDS Ordered Set (for 32.0 GT/s and higher Data Rate)

Symbol Number	Value	Description
0	E1h	SDS Ordered Set Identifier
1-15	87h	Body of SDS Ordered Set

### 4.2.4.8 Link Error Recovery

- Link Errors, when operating with 8b/10b encoding are:
  - 8b/10b decode errors, Framing Errors, loss of Symbol lock, Elasticity Buffer Overflow/Underflow, or loss of Lane-to-Lane de-skew.
  - 8b/10b decode errors must be checked and trigger a Receiver Error in specified LTSSM states (see
     Table 4-20), which is a reported error associated with the Port (see Section 6.2). Triggering a
     Receiver Error on any or all of Framing Error, Loss of Symbol Lock, Lane De-skew Error, and Elasticity
     Buffer Overflow/Underflow is optional.
- Link Errors, when operating with 128b/130b encoding, are:
  - Framing Errors, loss of Block Alignment, Elasticity Buffer Overflow/Underflow, or loss of Lane-to-Lane de-skew.
  - Framing errors must be checked and trigger a Receiver Error in the LTSSM states specified in <u>Table</u>
     4-20. The Receiver Error is a reported error associated with the Port (see Section 6.2). Triggering a
     Receiver Error on any of all of loss of Block Alignment, Elasticity Buffer Overflow/Underflow, and loss of Lane-to-Lane de-skew is optional.
- On a configured Link, which is in L0, error recovery will at a minimum be managed in a Layer above the Physical Layer (as described in Section 3.6) by directing the Link to transition to Recovery.
  - Note: Link Errors may also result in the Physical Layer initiating an LTSSM state transition from L0 to Recovery.
- All LTSSM states other than L0 make progress<sup>59</sup> when Link Errors occur.
  - When operating with 8b/10b encoding, Link Errors that occur in LTSSM states other than L0 must not result in the Physical Layer initiating an LTSSM state transition.
  - When operating with 128b/130b encoding and not processing a Data Stream, Link Errors that occur in LTSSM states other than L0 must not result in the Physical Layer initiating an LTSSM state transition.
- When operating with 8b/10b encoding, if a Lane detects an implementation specific number of 8b/10b errors, Symbol lock must be verified or re-established as soon as possible.<sup>60</sup>

#### 4.2.4.9 Reset

Reset is described from a system point of view in Section 6.6.

### 4.2.4.9.1 Fundamental Reset

When Fundamental Reset is asserted:

- The Receiver terminations are required to meet ZRX-HIGH-IMP-DC-POS and ZRX-HIGH-IMP-DC-NEG (see Table 8-10).
- The Transmitter is required only to meet ITX-SHORT (see Table 8-7).
- The Transmitter holds a constant DC common mode voltage.<sup>61</sup>

When Fundamental Reset is deasserted:

<sup>59.</sup> In this context, progress is defined as the LTSSM not remaining indefinitely in one state with the possible exception of Detect, or Disabled.

<sup>60.</sup> The method to verify and re-establish Symbol lock is implementation specific.

<sup>61.</sup> The common mode being driven is not required to meet the Absolute Delta Between DC Common Mode during L0 and Electrical Idle (VTX-CM-DC-ACTIVE-IDLE-DELTA) specification (see Table 8-6).

The Port LTSSM (see Section 4.2.5) is initialized (see Section 6.6.1 for additional requirements).

### 4.2.4.9.2 Hot Reset

Hot Reset is a protocol reset defined in Section 4.2.5.11.

### 4.2.4.10 Link Data Rate Negotiation

All devices are required to start Link initialization using a 2.5 GT/s data rate on each Lane. A field in the training sequence Ordered Set (see Section 4.2.4.1) is used to advertise all supported data rates. The Link trains to L0 initially in 2.5 GT/s data rate after which a data rate change occurs by going through the Recovery state.

### 4.2.4.11 Link Width and Lane Sequence Negotiation

PCI Express Links must consist of 1, 2, 4, 8, 12, 16, or 32 Lanes in parallel, referred to as x1, x2, x4, x8, x12, x16, and x32 Links, respectively. All Lanes within a Link must simultaneously transmit data based on the same frequency with a skew between Lanes not to exceed  $L_{TX-SKEW}$  (Table 8-10). The negotiation process is described as a sequence of steps.

The negotiation establishes values for Link number and Lane number for each Lane that is part of a valid Link; each Lane that is not part of a valid Link exits the negotiation to become a separate Link or remains in Electrical Idle.

During Link width and Lane number negotiation, the two communicating Ports must accommodate the maximum allowed Lane-to-Lane skew as specified by  $L_{RX-SKEW}$  in Table 8-10.

Optional Link negotiation behaviors include Lane reversal, variable width Links, splitting of Ports into multiple Links and the configuration of a crosslink.

Other specifications may impose other rules and restrictions that must be comprehended by components compliant to those other specifications; it is the intent of this specification to comprehend interoperability for a broad range of component capabilities.

### 4.2.4.11.1 Required and Optional Port Behavior

- The ability for a xN Port to form a xN Link as well as a x1 Link (where N can be 32, 16, 12, 8, 4, 2, and 1) is required.
  - Designers must connect Ports between two different components in a way that allows those components to meet the above requirement. If the Ports between components are connected in ways that are not consistent with intended usage as defined by the component's Port descriptions/ data sheets, behavior is undefined.
- The ability for a xN Port to form any Link width between N and 1 is optional.
  - An example of this behavior includes a x16 Port which can only configure into only one Link, but the width of the Link can be configured to be x12, x8, x4, x2 as well as the required widths of x16 and x1.
- The ability to split a Port into two or more Links is optional.
  - An example of this behavior would be a x16 Port that may be able to configure two x8 Links, four x4 Links, or 16 x1 Links.
- Support for Lane reversal is optional.

- If implemented, Lane reversal must be done for both the Transmitter and Receiver of a given Port for a multi-Lane Link.
- An example of Lane reversal consists of Lane 0 of an Upstream Port attached to Lane N-1 of a Downstream Port where either the Downstream or Upstream device may reverse the Lane order to configure a xN Link.

Support for formation of a crosslink is optional. In this context, a Downstream Port connected to a Downstream Port or an Upstream Port connected to an Upstream Port is a crosslink.

Current and future electromechanical and/or form factor specifications may require the implementation of some optional features listed above. Component designers must read the specifications for the systems that the component(s) they are designing will used in to ensure compliance to those specifications.

#### 4.2.4.12 Lane-to-Lane De-skew

The Receiver must compensate for the allowable skew between all Lanes within a multi-Lane Link (see <u>Table 8-7</u> and Table 8-10) before delivering the data and control to the Data Link Layer.

When using 8b/10b encoding, an unambiguous Lane-to-Lane de-skew mechanism may use one or more of the following:

- The COM Symbol of a received TS1 or TS2 Ordered Set
- The COM Symbol of a received Electrical Idle Exit Ordered Set
- The COM Symbol of the first received SKP Ordered Set after an FTS sequence
- The COM Symbol of a received SKP Ordered Set during a training sequence when not using SRIS.

When using 128b/130b encoding, an unambiguous Lane-to-Lane de-skew mechanism may use one or more of the following:

- A received SDS Ordered Set
- A received Electrical Idle Exit Ordered Set except when exiting L0s
- The first received Electrical Idle Exit Ordered Set after an FTS Ordered Set when exiting L0s
- When operating at 8.0 GT/s, a received SKP Ordered Set
- When operating at a data rate of 16.0 GT/s or higher, the first received SKP Ordered Set after an FTS sequence
- When operating at a data rate of 16.0 GT/s or higher, a received SKP Ordered Set except when:
  - exiting a training sequence or
  - two SKP Ordered Sets are separated by an EDS

Other de-skew mechanisms may also be employed, provided they are unambiguous. Lane-to-Lane de-skew must be performed during Configuration, Recovery, and L0s in the LTSSM.

### IMPLEMENTATION NOTE

# Unambiguous Lane-to-Lane De-Skew:

The max skew at 2.5 GT/s that a receiver must be able to de-skew is 20 ns. A nominal SKP Ordered Set, i.e. one that does not have SKP Symbols added or removed by a Retimer, is 4 Symbols long, or 16 ns, at 2.5 GT/s. Generally SKP Ordered Sets are transmitted such that they are well spaced out, and no particular care is needed to use them for de-skew, i.e. they provide an unambiguous mechanism. If back-to-back SKP Ordered Sets are transmitted, an implementation that simply looks for the COM of the SKP Ordered Set to occur on each Lane at the same point in time may fail. When exiting LOs a transmitter may send back-to-back SKP Ordered Sets after the last FTS Ordered Set of the Fast Training Sequence. De-skew must be obtained in LOs, therefore the implementation must comprehend back-to-back SKP Ordered Sets when performing de-skew in this case.

Exceptions to the unambiguous mechanism in Section 4.2.4.12 occur because back-to-back Ordered Sets might be sent, i.e. EIEOS might be sent back-to-back when exiting LOs when using 128b/130b encoding. EIEOS can still be used for de-skew in this case, however the implementation must comprehend back-to-back EIEOS when performing de-skew.

When operating at a data rate of 16.0 GT/s or higher, a transmitter may send back-to-back SKP Ordered Sets at the end of a Training Sequence, e.g., TS2 Ordered Set, SKP Ordered Set, SKP Ordered Set, SKP Ordered Set. Implementations that choose to use SKP Ordered Sets for de-skew in this case are recommended to recognize that the back-to-back SKP Ordered Sets are different, i.e. Standard SKP Ordered Set followed by Control SKP Ordered Set.

### 4.2.4.13 Lane vs. Link Training

The Link initialization process builds unassociated Lanes of a Port into associated Lanes that form a Link. For Lanes to configure properly into a desired Link, the TS1 and TS2 Ordered Sets must have the appropriate fields (Symbol 3, 4, and 5) set to the same values on all Lanes.

Links are formed at the conclusion of Configuration.

- If the optional behavior of a Port being able to configure multiple Links is employed, the following observations can be made:
  - A separate LTSSM is needed for each separate Link that is desired to be configured by any given Port.
  - The LTSSM Rules are written for configuring one Link. The decision to configure Links in a serial fashion or parallel is implementation specific.

# 4.2.5 Link Training and Status State Machine (LTSSM) Descriptions

The LTSSM states are illustrated in Figure 4-26. These states are described in following sections.

All timeout values specified for the Link Training and Status state machine (LTSSM) are minus 0 seconds and plus 50% unless explicitly stated otherwise. All timeout values must be set to the specified values after Fundamental Reset. All counter values must be set to the specified values after Fundamental Reset.

### 4.2.5.1 Detect Overview

The purpose of this state is to detect when a far end termination is present.

### 4.2.5.2 Polling Overview

The Port transmits training Ordered Sets and responds to the received training Ordered Sets. In this state, bit lock and Symbol lock are established and Lane polarity is configured.

The polling state includes Polling.Compliance (see Section 4.2.6.2.2). This state is intended for use with test equipment used to assess if the Transmitter and the interconnect present in the device under test setup is compliant with the voltage and timing specifications in Table 8-6, Table 8-7, and Table 8-10.

The Polling.Compliance state also includes a simplified inter-operability testing scheme that is intended to be performed using a wide array of test and measurement equipment (i.e., pattern generator, oscilloscope, BERT, etc.). This portion of the Polling.Compliance state is logically entered by at least one component asserting the Compliance Receive bit (bit 4 in Symbol 5 of TS1) while not asserting the Loopback bit (bit 2 in Symbol 5 of TS1) upon entering Polling.Active. The ability to set the Compliance Receive bit is implementation specific. A provision for changing data rates to that indicated by the highest common transmitted and received Data Rate Identifiers (Symbol 4 of TS1) is also included to make this behavior scalable to various data rates.

## **IMPLEMENTATION NOTE**

# Use of Polling.Compliance

Polling.Compliance is intended for a compliance test environment and not entered during normal operation and cannot be disabled for any reason. Polling.Compliance is entered based on the physical system environment or configuration register access mechanism as described in Section 4.2.6.2.1. Any other mechanism that causes a Transmitter to output the compliance pattern is implementation specific and is beyond the scope of this specification.

# 4.2.5.3 Configuration Overview

In <u>Configuration</u>, both the Transmitter and Receiver are sending and receiving data at the negotiated data rate. The Lanes of a Port configure into a Link through a width and Lane negotiation sequence. Also, Lane-to-Lane de-skew must occur, scrambling can be disabled if permitted, the N\_FTS is set, and the Disabled or Loopback states can be entered.

# 4.2.5.4 Recovery Overview

In Recovery, both the Transmitter and Receiver are sending and receiving data using the configured Link and Lane number as well as the previously supported data rate(s). Recovery allows a configured Link to change the data rate of operation if desired, re-establish bit lock, Symbol lock or Block alignment, and Lane-to-Lane de-skew. Recovery is also used to set a new N\_FTS value and enter the Loopback, Disabled, Hot Reset, and Configuration states.

### 4.2.5.5 L0 Overview

<u>L0</u> is the normal operational state where data and control packets can be transmitted and received. All power management states are entered from this state.

### 4.2.5.6 LOs Overview

Los is intended as a power savings state. When operating with separate reference clocks with independent Spread Spectrum Clocking (SSC) (see Section 4.2.7), Los is not supported and must not be advertised in the capability registers. See Section 4.3.7.3 for a definition of SSC.

LOs allows a Link to quickly enter and recover from a power conservation state without going through Recovery.

The entry to L0s occurs after receiving an EIOS.

The exit from L0s to L0 must re-establish bit lock, Symbol lock or Block alignment, and Lane-to-Lane de-skew.

A Transmitter and Receiver Lane pair on a Port are not required to both be in L0s simultaneously.

### 4.2.5.7 L1 Overview

L1 is intended as a power savings state.

The L1 state allows an additional power savings over L0s at the cost of additional resume latency.

The entry to L1 occurs after being directed by the Data Link Layer and receiving an EIOS.

### 4.2.5.8 L2 Overview

Power can be aggressively conserved in  $\underline{L2}$ . Most of the Transmitter and Receiver may be shut off. <sup>62</sup> Main power and clocks are not guaranteed, but  $\underline{Aux}^{63}$  power is available.

When Beacon support is required by the associated system or form factor specification, an Upstream Port that supports the wakeup capability must be able to send; and a Downstream Port must be able to receive; a wakeup signal referred to as a Beacon.

The entry to L2 occurs after being directed by the Data Link Layer and receiving an EIOS.

# 4.2.5.9 Disabled Overview

The intent of the <u>Disabled</u> state is to allow a configured Link to be disabled as long as directed or until Electrical Idle is exited (i.e., due to a hot removal and insertion) after entering <u>Disabled</u>.

# 4.2.5.10 Loopback Overview

<u>Loopback</u> is intended for test and fault isolation use. Only the entry and exit behavior is specified, all other details are implementation specific. Loopback can operate on either a per-Lane or configured Link basis.

<sup>62.</sup> The exception is the Receiver termination, which must remain in a low impedance state.

<sup>63.</sup> In this context, "Aux" power means a power source which can be used to drive the Beacon circuitry.

A Loopback Master is the component requesting Loopback.

A *Loopback Slave* is the component looping back the data.

<u>Loopback</u> uses bit 2 (<u>Loopback</u>) in the Training Control field (see <u>Table 4-6</u> and <u>Table 4-7</u>) which is sent within the TS1 and TS2 Ordered Sets.

The entry mechanism for a Loopback Master is device specific.

The Loopback Slave device enters Loopback whenever two consecutive TS1 Ordered Sets are received with the Loopback bit set.

# **IMPLEMENTATION NOTE**

# **Use of Loopback**

Once in the <u>Loopback</u> state, the master can send any pattern of Symbols as long as the encoding rules are followed. Once in <u>Loopback</u>, the concept of data scrambling is no longer relevant; what is sent out is looped back. The mechanism(s) and/or interface(s) utilized by the Data Link Layer to notify the Physical Layer to enter the Loopback state is component implementation specific and beyond the scope of this specification.

### 4.2.5.11 Hot Reset Overview

The intent of the Hot Reset state is to allow a configured Link and associated downstream device to be reset using in-band signaling.

# **4.2.6 Link Training and Status State Rules**

Various Link status bits are monitored through software with the exception of *LinkUp* which is monitored by the Data Link Layer. Table 4-20 describes how the Link status bits must be handled throughout the LTSSM (for more information, see Section 3.2 for LinkUp; Section 7.5.3.8 for Link Speed, Link Width, and Link Training; Section 6.2 for Receiver Error; and Section 6.7 for In-Band Presence). A Receiver may also optionally report an 8b/10b Error in the Lane Error Status Register when operating in 8b/10b encoding, when allowed to report the error as a Receiver Error in Table 4-20.

# **IMPLEMENTATION NOTE**

# **Receiver Errors During Configuration and Recovery States**

Allowing Receiver Errors to be set while in <u>Configuration</u> or <u>Recovery</u> is intended to allow implementations to report Link Errors that occur while processing packets in those states. For example, if the LTSSM transitions from <u>LO</u> to <u>Recovery</u> while a TLP is being received, a Link Error that occurs after the LTSSM transition can be reported.

LTSSM State	Link Width	Link Speed	LinkUp	Link Training	Receiver Error	In-Band Presence <sup>64</sup>
Detect	Undefined	Undefined	0b	0b	No action	0b

# 5.0-1.0-PUB-PCI Express $^{\circ}$ Base Specification Revision 5.0 Version 1.0

LTSSM State	Link Width	Link Speed	LinkUp	Link Training	Receiver Error	In-Band Presence
Polling	Undefined	Set to 2.5 GT/s on entry from Detect. Link speed may change on entry to Polling.Compliance.	0b	0b	No action	1b
Configuration	Set	No action	0b/ 1b <sup>65</sup>	1b	Set on 8b/10b Error.  Optional: Set on Link Error when using 128b/ 130b encoding.	1b
Recovery	No action	Set to new speed when speed changes	1b	1b	Optionally set on Link Error.	1b
LO	No action	No action	1b	0b	Set on Link Error.	1b
L0s	No action	No action	1b	0b	No action	1b
<u>L1</u>	No action	No action	1b	0b	No action	1b
<u>L2</u>	No action	No action	1b	0b	No action	1b
Disabled	Undefined	Undefined	0b	0b	Optional: Set on 8b/10b Error	1b
Loopback	No action	Link speed may change on entry to Loopback from Configuration.	0b	0b	No action	1b
Hot Reset	No action	No action	0b	0b	Optional: Set on 8b/10b Error	1b

The state machine rules for configuring and operating a PCI Express Link are defined in the following sections.

<sup>65.</sup> LinkUp will always be 0 if coming into Configuration via Detect > Polling > Configuration and LinkUp will always be 1 if coming into Configuration from any other state.




Figure 4-26 Main State Diagram for Link Training and Status State Machine

### 4.2.6.1 Detect

The Detect substate machine is shown in Figure 4-27.

### 4.2.6.1.1 *Detect.Quiet*

- Transmitter is in an Electrical Idle state.
  - The DC common mode voltage is not required to be within specification.

- 2.5 GT/s data rate is selected as the frequency of operation. If the frequency of operation was not 2.5 GT/s data rate on entry to this substate, the LTSSM must stay in this substate for at least 1 ms, during which the frequency of operation must be changed to the 2.5 GT/s data rate.
  - Note: This does not affect the advertised data rate in the TS1 and TS2 Ordered Sets.
- All Receivers must meet the the  $\overline{Z_{RX-DC}}$  specification for 2.5 GT/s within 1 ms (see <u>Table 8-10</u>) of entering this substate. The LTSSM must stay in this substate until the  $Z_{RX-DC}$  specification for 2.5 GT/s is met.
- LinkUp = 0b (status is cleared).
- The Equalization 8.0 GT/s Phase 1 Successful, Equalization 8.0 GT/s Phase 2 Successful, Equalization 8.0 GT/s Phase 3 Successful, and Equalization 8.0 GT/s Complete bits of the Link Status 2 Register are all set to 0b. The Equalization 16.0 GT/s Phase 1 Successful, Equalization 16.0 GT/s Phase 2 Successful, Equalization 16.0 GT/s Phase 3 Successful and Equalization 16.0 GT/s Complete bits of the 16.0 GT/s Status Register are all set to 0b. The Equalization 32.0 GT/s Phase 1 Successful, Equalization 32.0 GT/s Phase 2 Successful, Equalization 32.0 GT/s Phase 3 Successful and Equalization 32.0 GT/s Complete bits of the 32.0 GT/s Status Register are all set to 0b.
- The use\_modified\_TS1\_TS2\_Ordered\_Set variable is reset to 0b.
- The directed\_speed\_change variable is reset to 0b. The upconfigure\_capable variable is reset to 0b. The idle\_to\_rlock\_transitioned variable is reset to 00h. The select\_deemphasis variable must be set to either 0b or 1b based on platform specific needs for an Upstream Port and identical to the Selectable Preset/De-emphasis field in the Link Control 2 Register for a Downstream Port. The equalization\_done\_8GT\_data\_rate, equalization\_done\_16GT\_data\_rate, and equalization\_done\_32GT\_data\_rate variables are reset to 0b. The perform\_equalization\_for\_loopback variable is set to 0b.
  - Note that since these variables are defined with [PCIe-2.0], earlier devices would not implement
    these variables and will always take the path as if the <u>directed\_speed\_change</u> and
    upconfigure\_capable variables are constantly reset to 0b and the <u>idle\_to\_rlock\_transitioned</u> variable
    is constantly set to FFh.
- The next state is Detect. Active after a 12 ms timeout or if Electrical Idle is broken on any Lane.

#### 4.2.6.1.2 Detect. Active

- The Transmitter performs a Receiver Detection sequence on all un-configured Lanes that can form one or more Links (see Section 8.4.5.7 for more information).
- Next state is Polling if a Receiver is detected on all unconfigured Lanes.
- Next state is Detect.Quiet if a Receiver is not detected on any Lane.
- If at least one but not all un-configured Lanes detect a Receiver, then:
  - 1. Wait for 12 ms.
  - 2. The Transmitter performs a Receiver Detection sequence on all un-configured Lanes that can form one or more Links (see Section 8.4.5.7 for more information),
  - The next state is <u>Polling</u> if exactly the same Lanes detect a Receiver as the first Receiver Detection sequence.
    - Lanes that did not detect a Receiver must:
      - Be associated with a new LTSSM if this optional feature is supported.
         or
      - ii. All Lanes that cannot be associated with an optional new LTSSM must transition to Electrical Idle. <sup>66</sup>

- These Lanes must be re-associated with the LTSSM immediately after the LTSSM in progress transitions back to Detect.
- An EIOS does not need to be sent before transitioning to Electrical Idle.
- Otherwise, the next state is Detect.Quiet.




Figure 4-27 Detect Substate Machine

### 4.2.6.2 **Polling**

The Polling substate machine is shown in Figure 4-28.

### 4.2.6.2.1 Polling.Active

- Transmitter sends TS1 Ordered Sets with Lane and Link numbers set to PAD on all Lanes that detected a Receiver during Detect.
  - The Data Rate Identifier Symbol of the TS1 Ordered Sets must advertise all data rates that the Port supports, including those that it does not intend to use.
  - The Transmitter must wait for its TX common mode to settle before exiting from Electrical Idle and transmitting the TS1 Ordered Sets.
    - The Transmitter must drive patterns in the default voltage level of the Transmit Margin field within 192 ns from entry to this state. This transmit voltage level will remain in effect until Polling.Compliance or Recovery.RcvrLock is entered.
- Next state is Polling.Compliance if the Enter Compliance bit (bit 4) in the Link Control 2 Register is 1b. If the Enter Compliance bit was set prior to entry to Polling.Active, the transition to Polling.Compliance must be immediate without sending any TS1 Ordered Sets.
- Next state is Polling.Configuration after at least 1024 TS1 Ordered Sets were transmitted, and all Lanes that detected a Receiver during <u>Detect</u> receive eight consecutive training sequences (or their complement) satisfying any of the following conditions:
  - TS1 with Lane and Link numbers set to PAD and the Compliance Receive bit (bit 4 of Symbol 5) is 0b.
  - TS1 with Lane and Link numbers set to PAD and the Loopback bit (bit 2 of Symbol 5) is 1b.
  - TS2 with Lane and Link numbers set to PAD.
- Otherwise, after a 24 ms timeout the next state is:
  - Polling.Configuration if,

- i. Any Lane, which detected a Receiver during <u>Detect</u>, received eight consecutive training sequences (or their complement) satisfying any of the following conditions:
  - 1. TS1 with Lane and Link numbers set to PAD and the Compliance Receive bit (bit 4 of Symbol 5) is 0b.
  - 2. TS1 with Lane and Link numbers set to PAD and the Loopback bit (bit 2 of Symbol 5) is 1b.
  - 3. TS2 with Lane and Link numbers set to PAD.

and a minimum of 1024 <u>TS1 Ordered Sets</u> are transmitted after receiving one <u>TS1</u> or TS2 Ordered Set<sup>67</sup>.

And

- ii. At least a predetermined set of Lanes that detected a Receiver during <u>Detect</u> have detected an exit from Electrical Idle at least once since entering Polling. Active.
  - Note: This may prevent one or more bad Receivers or Transmitters from holding up a valid Link from being configured, and allow for additional training in Polling.Configuration. The exact set of predetermined Lanes is implementation specific. Note that up to [PCIe-1.1] this predetermined set was equal to the total set of Lanes that detected a Receiver.
  - Note: Any Lane that receives eight consecutive <u>TS1</u> or <u>TS2</u> Ordered <u>Sets</u> should have detected an exit from Electrical Idle at least once since entering Polling.Active.
- Else Polling.Compliance if either (a) or (b) is true:
  - a. not all Lanes from the predetermined set of Lanes from (ii) above have detected an exit from Electrical Idle since entering Polling.Active.
  - b. any Lane that detected a Receiver during <u>Detect</u> received eight consecutive <u>TS1 Ordered</u> <u>Sets</u> (or their complement) with the Lane and Link numbers set to PAD, the <u>Compliance</u> Receive bit (bit 4 of Symbol 5) is 1b, and the Loopback bit (bit 2 of Symbol 5) is 0b.
    - Note: If a passive test load is applied on all Lanes then the device will go to Polling.Compliance.
- · Else Detect if the conditions to transition to Polling.Configuration or Polling.Compliance are not met

### 4.2.6.2.2 Polling.Compliance

- The Transmit Margin field of the <u>Link Control 2 Register</u> is sampled on entry to this substate and becomes effective on the transmit package pins within 192 ns of entry to this substate and remain effective through the time the LTSSM is in this substate.
- The data rate and de-emphasis level for transmitting the compliance pattern are determined on the transition from Polling. Active to Polling. Compliance using the following algorithm.
  - If the Port is capable of transmitting at the 2.5 GT/s data rate only, the data rate for transmitting the compliance pattern is 2.5 GT/s and the de-emphasis level is -3.5 dB.
  - Else if the Port entered Polling.Compliance due to detecting eight consecutive TS1 Ordered Sets in Polling.Active with the Compliance Receive bit (bit 4 of Symbol 5) asserted and the Loopback bit (bit 2 of Symbol 5) deasserted then the data rate for transmission is that indicated by the highest common transmitted and received Data Rate Identifiers (Symbol 4 of the TS1 sequence) advertised

<sup>67.</sup> Earlier versions of this specification required transmission of 1024 TS1 Ordered Sets after receiving one TS1 Ordered Set. This behavior is still permitted but the implementation will be more robust if it follows the behavior of transmitting 1024 TS1 Ordered Sets after receiving one TS1 or TS2 Ordered Set.

on the eight consecutive TS1 Ordered Sets received on any Lane that detected a Receiver during Detect. The select deemphasis variable must be set equal to the Selectable De-emphasis bit (Symbol 4 bit 6) in the eight consecutive TS1 Ordered Sets it received in Polling. Active substate. If the common data rate is 8.0 GT/s or higher, the select\_preset variable on each Lane is set to the Transmitter preset value advertised in the Transmitter Preset bits of the eight consecutive EQ TS1 Ordered Sets on the corresponding Lane, provided the value is not a Reserved encoding, and this value must be used by the transmitter (for 8.0 GT/s Data Rate, use of the Receiver preset hint value advertised in those eight consecutive EQ TS1 Ordered Sets is optional). If the common Data Rate is 8.0 GT/s or higher, any Lanes that did not receive eight consecutive EQ TS1 Ordered Sets with Transmitter preset information, or that received a value for a Reserved encoding, can use any supported Transmitter preset in an implementation specific manner.

- Else if the Enter Compliance bit in the Link Control 2 Register is 1b, the data rate for transmitting the compliance pattern is defined by the Target Link Speed field in the Link Control 2 Register. The select\_deemphasis variable is Set when the Compliance Preset/De-emphasis field in the Link Control 2 Register equals 0001b if the data rate will be 5.0 GT/s. If the data rate will be 8.0 GT/s or higher, the select\_preset variable on each Lane is set to, and the transmitter must operate with, the preset value provided in the Compliance Preset/De-emphasis Value (bits 15:12) in the Link Control 2 Register provided the value is not a Reserved encoding.
- Else the data rate, preset, and de-emphasis level settings are defined as follows based on the component's maximum supported data rate and the number of times Polling. Compliance has been entered with this entry criteria, in the same sequence of setting numbers as described in Table 4-21:

**Setting Nos** Data Rate Transmitter De-emphasis or preset sequence #1 2.5 GT/s -3.5 dB #2, #3 5.0 GT/s -3.5 dB followed by -6 dB #4 through Transmitter Preset Encoding 0000b through 1010b, as defined in Section 4.2.3.2, 8.0 GT/s #14 in increasing order Transmitter Preset Encoding 0000b through 1010b, as defined in Section 4.2.3.2, #15 through 16.0 GT/s in increasing order #25 Transmitter Preset Encoding 0100b as defined in Section 4.2.3.2 #26 through 16.0 GT/s #34 #35 through Transmitter Preset Encoding 0000b through 1010b, as defined in Section 4.2.3.2, 32.0 GT/s #45 in increasing order Transmitter Preset Encoding 0100b as defined in Section 4.2.3.2 #46 through 32.0 GT/s #54

Table 4-21 Compliance Pattern Settings

Subsequent entries to Polling. Compliance repeat the above sequence. For example, the state sequence which causes a Port to transmit the Compliance pattern at a data rate of 5.0 GT/s and a de-emphasis level of -6 dB is: Polling. Active, Polling. Compliance (2.5 GT/s and -3.5 dB), Polling. Active, Polling.Compliance (5.0 GT/s and -3.5 dB), Polling.Active, Polling.Compliance (5.0 GT/s and -6 dB).

The sequence must be set to Setting #1 in the Polling.Configuration state if the Port supports 16.0 GT/ s or higher Data Rates, or the Port's Receivers do not meet the Z<sub>RX-DC</sub> specification for 2.5 GT/s when they are operating at 8.0 GT/s or higher data rates (see Table 8-10). All Ports are permitted to set the sequence to Setting #1 in the Polling.Configuration state.

### **IMPLEMENTATION NOTE**

# Compliance Load Board Usage to Generate Compliance Patterns

It is envisioned that the compliance load (base) board may send a 100 MHz signal for about 1 ms on one leg of a differential pair at 350 mV peak-to-peak on any Lane to cycle the device to the desired speed and de-emphasis level. The device under test is required, based on its maximum supported data rate, to cycle through the following settings in order, for each entry to Polling.Compliance from Polling.Active, starting with the first setting on the first entry to Polling.Compliance after the Fundamental Reset as defined in Table 4-21.

- If the compliance pattern data rate is not 2.5 GT/s and any TS1 Ordered Sets were transmitted in Polling.Active prior to entering Polling.Compliance, the Transmitter sends either one EIOS or two consecutive EIOSs prior to entering Electrical Idle. If the compliance pattern data rate is not 2.5 GT/s and TS1 Ordered Sets were not transmitted in Polling.Active prior to entering Polling.Compliance, the Transmitter must enter Electrical Idle without transmitting any EIOSs. During the period of Electrical Idle, the data rate is changed to the new speed and stabilized. If the frequency of operation will be 5.0 GT/s, the de-emphasis/preset level must be set to -3.5 dB if the select\_deemphasis variable is 1b else it must be set to -6 dB. If the frequency of operation will be 8.0 GT/s or higher, the Transmitter preset value must be set to the value in the select\_preset variable. The period of Electrical Idle is greater than 1 ms but it is not to exceed 2 ms.
- Behavior during Polling.Compliance after the data rate and de-emphasis/preset level are determined must follow the following rules:
  - If the Port entered Polling.Compliance due to detecting eight consecutive TS1 Ordered Sets in Polling.Active with the Compliance Receive bit (bit 4 of Symbol 5) asserted and the Loopback bit (bit 2 of Symbol 5) deasserted or both the Enter Compliance bit and the Enter Modified Compliance bit in the Link Control 2 Register are set to 1b then the Transmitter sends out the Modified Compliance Pattern (see Section 4.2.9) at the above determined data rate with the error status Symbol set to all 0's on all Lanes that detected a Receiver during Detect.
    - If the data rate is 2.5 GT/s or 5.0 GT/s, a particular Lane's Receiver independently signifies a successful lock to the incoming Modified Compliance Pattern by looking for any one occurrence of the Modified Compliance Pattern and then setting the Pattern Lock bit (bit 8 of the 8 bit error status Symbol) in the same Lane of its own transmitted Modified Compliance Pattern.
      - The error status Symbols are not to be used for the lock process since they are undefined at any given moment.
      - An occurrence is defined above as the following sequence of 8b/10b Symbols;
         K28.5, D21.5, K28.5, and D10.2 or the complement of each of the individual Symbols.
      - The device under test must set the Pattern Lock bit of the Modified Compliance
         Pattern it transmits at the Transmitter package pin(s) after successfully locking to
         the incoming Modified Compliance Pattern within 1 ms of receiving the Modified
         Compliance Pattern at its Receiver package pin(s).
    - If the data rate is 8.0 GT/s or higher: The Error\_Status field is set to 00h on entry to this substate. Each Lane sets the Pattern Lock bit independently when it achieves Block Alignment as described in Section 4.2.2.2.1. After Pattern Lock is achieved, Symbols received in Data Blocks are compared to the Idle data Symbol (00h) and each mismatched Symbol causes the Receiver Error Count field to be incremented by 1. The Receiver Error Count saturates at 127 (further mismatched Symbols do not change the Receiver Error

Count). The Pattern Lock and Receiver Error Count information for each Lane is transmitted as part of the SKP Ordered Sets transmitted in that Lane's Modified Compliance Pattern. See Section 4.2.7 for more information. The device under test must set the Pattern Lock bit in the SKP Ordered Set it transmits within 4 ms of receiving the Modified Compliance Pattern at its Receiver package pin(s).

• The scrambling requirements defined in <u>Section 4.2.2.4</u> are applied to the received Modified Compliance Pattern. For example, the scrambling LFSR seed is set per Lane, an EIEOS initializes the LFSR and <u>SKP Ordered Sets do not advance the LFSR.</u>

### **IMPLEMENTATION NOTE**

# Handling Bit Slip and Block Alignment

Devices should ensure that their Receivers have stabilized before attempting to obtain Block alignment and signaling Pattern Lock. For example, if an implementation expects to see bit slips in the initial few bits, it should wait for that time to be over before settling on a Block Alignment. Devices may also want to revalidate their Block alignment prior to settling the Pattern Lock bit.

- If the data rate is 2.5 GT/s or 5.0 GT/s, once a particular Lane indicates it has locked to the incoming Modified Compliance Pattern the Receiver Error Count for that particular Lane is incremented every time a Receiver error occurs.
  - The error status Symbol uses the lower 7 bits as the Receiver Error Count field and this field will remain stuck at all 1's if the count reaches 127.
  - The Receiver must not make any assumption about the 10-bit patterns it will receive when in this substate if 8b/10b encoding is used.
- If the Enter Compliance bit in the Link Control 2 Register is 0b, the next state is Detect if directed
- Else if the Enter Compliance bit was set to 1b on entry to Polling.Compliance, next state is Polling.Active if any of the following conditions apply:
  - The Enter Compliance bit in the Link Control 2 Register has changed to 0b
  - The Port is an Upstream Port and an EIOS is received on any Lane. The Enter Compliance bit is reset to 0b when this condition is true.

If the Transmitter was transmitting at a data rate other than 2.5 GT/s, or the Enter Compliance bit in the Link Control 2 Register was set to 1b during entry to Polling.Compliance, the Transmitter sends eight consecutive EIOS and enters Electrical Idle prior to transitioning to Polling.Active. During the period of Electrical Idle, the data rate is changed to 2.5 GT/s and stabilized and the de-emphasis level is set to -3.5 dB. The period of Electrical Idle is greater than 1 ms but must not exceed 2 ms.

- Note: Sending multiple EIOS provides enough robustness such that the other Port detects at least one EIOS
  and exits Polling. Compliance substate when the configuration register mechanism was used for entry.
- Else if the Port entered Polling.Compliance due to the Enter Compliance bit of the Link Control 2 Register being set to 1b and the Enter Modified Compliance bit of the Link Control 2 Register being set to 0b:
  - a. Transmitter sends out the compliance pattern on all Lanes that detected a Receiver during <u>Detect</u> at the data rate and de-emphasis/preset level determined above.
  - b. Next state is Polling. Active if any of the following two conditions are true:
    - 1. The Enter Compliance bit in the Link Control 2 Register has changed to 0b (from 1b) since entering Polling.Compliance.

2. The Port is an Upstream Port, the <u>Enter Compliance</u> bit in the <u>Link Control 2 Register</u> is set to 1b and an EIOS has been detected on any Lane. The <u>Enter Compliance</u> bit is reset to 0b when this condition is true.

The Transmitter sends eight consecutive EIOSs and enters Electrical Idle prior to transitioning to Polling. Active. During the period of Electrical Idle, the data rate is changed to 2.5 GT/s and stabilized. The period of Electrical Idle is greater than 1 ms but must not exceed 2 ms.

Note: Sending multiple EIOSs provides enough robustness such that the other Port detects at least one EIOS and exits Polling.

#### · Else:

- a. Transmitter sends out the following patterns on Lanes that detected a Receiver during <u>Detect</u> at the data rate and de-emphasis/preset level determined above:
  - For Settings #1 to #25, and #35 to #45: Compliance pattern on all Lanes.
  - For Setting #26, #46: Jitter Measurement Pattern on all Lanes.
  - For Setting #27, #47: Jitter Measurement Pattern on Lanes 0/8/16/24 and Compliance pattern on all other Lanes.
  - For Setting #28, #48: Jitter Measurement Pattern on Lanes 1/9/17/25 and Compliance pattern on all other Lanes.
  - For Setting #29, #49: Jitter Measurement Pattern on Lanes 2/10/18/26 and Compliance pattern on all other Lanes.
  - For Setting #30, #50: Jitter Measurement Pattern on Lanes 3/11/19/27 and Compliance patter on all other Lanes.
  - For Setting #31, #51: Jitter Measurement Pattern on Lanes 4/12/20/28 and Compliance pattern on all other Lanes.
  - For Setting #32, #52: Jitter Measurement Pattern on Lanes 5/13/21/29 and Compliance pattern on all other Lanes.
  - For Setting #33, #53: Jitter Measurement Pattern on Lanes 6/14/22/30 and Compliance pattern on all other Lanes.
  - For Setting #34, #54: Jitter Measurement Pattern on Lanes 7/15/23/31 and Compliance pattern on all other Lanes.
- b. Next state is Polling. Active if an exit of Electrical Idle is detected at the Receiver of any Lane that detected a Receiver during Detect. If the Transmitter is transmitting at a data rate other than 2.5 GT/s, the Transmitter sends eight consecutive EIOSs and enters Electrical Idle prior to transitioning to Polling. Active. During the period of Electrical Idle, the data rate is changed to 2.5 GT/s and stabilized. The period of Electrical Idle is greater than 1 ms but must not exceed 2 ms.

### 4.2.6.2.3 Polling.Configuration

- Receiver must invert polarity if necessary (see Section 4.2.4.5).
- The Transmit Margin field of the Link Control 2 Register must be reset to 000b on entry to this substate.
- The Transmitter's Polling.Compliance sequence setting is updated, if required, as described in Section 4.2.6.2.2
- Transmitter sends TS2 Ordered Sets with Link and Lane numbers set to PAD on all Lanes that detected a Receiver during Detect.

- The Data Rate Identifier Symbol of the <u>TS2</u> Ordered Sets must advertise all data rates that the Port supports, including those that it does not intend to use.
- The next state is <u>Configuration</u> after eight consecutive <u>TS2 Ordered Sets</u>, with Link and Lane numbers set to PAD, are received on any Lanes that detected a Receiver during <u>Detect</u>, and 16 <u>TS2 Ordered Sets</u> are transmitted after receiving one TS2 Ordered Set.
- Otherwise, next state is Detect after a 48 ms timeout.

### 4.2.6.2.4 Polling.Speed

This state is unreachable given that the Link comes up to  $\underline{L0}$  in 2.5 GT/s data rate only and changes speed by entering Recovery.

### **IMPLEMENTATION NOTE**

# Support for Higher Data Rates than 2.5 GT/s

A Link will initially train to the <u>LO</u> state at the 2.5 GT/s data rate even if both sides are capable of operating at a data rate greater than 2.5 GT/s. Supported higher data rates are advertised in the TS Ordered Sets. The other side's speed capability is registered during the <u>Configuration</u>.Complete substate. Based on the highest supported common data rate, either side can initiate a change in speed from the LO state by transitioning to Recovery.




Figure 4-28 Polling Substate Machine

### 4.2.6.3 Configuration

The Configuration substate machine is shown in Figure 4-29.

### 4.2.6.3.1 Configuration.Linkwidth.Start

#### 4.2.6.3.1.1 Downstream Lanes

- · Next state is Disabled if directed.
  - Note: "if directed" applies to a Downstream Port that is instructed by a higher Layer to assert the Disable Link bit (TS1 and TS2) on all Lanes that detected a Receiver during Detect.
- Next state is Loopback if directed by an implementation specific method and the Transmitter is capable of being a Loopback Master.
  - Note: "if directed" applies to a Port that is instructed by a higher Layer to assert the <u>Loopback bit</u>
     (TS1 and TS2) on all Lanes that detected a Receiver during Detect.
- In the optional case where a crosslink is supported, the next state is Disabled after all Lanes that are transmitting TS1 Ordered Sets receive two consecutive TS1 Ordered Sets with the Disable Link bit asserted.
- Next state is Loopback if one of the following conditions is satisfied:
  - All Lanes that are transmitting <u>TS1</u> Ordered Sets, that are also receiving <u>TS1</u> Ordered Sets, receive the Loopback bit asserted in two consecutive <u>TS1</u> Ordered Sets.
  - Any Lane that is transmitting TS1 Ordered Sets receives two consecutive TS1 Ordered Sets with the Loopback bit asserted and with the Enhanced Link Behavior Control bits set to 01b.
  - Note that the device receiving the Ordered Set with the <u>Loopback bit</u> set becomes the <u>Loopback</u> Slave.
- The Transmitter sends TS1 Ordered Sets with selected Link numbers and sets Lane numbers to PAD on all the active Downstream Lanes if LinkUp is 0b or if the LTSSM is not initiating upconfiguration of the Link width. In addition, if upconfigure\_capable is set to 1b, and the LTSSM is not initiating upconfiguration of the Link width, the LTSSM sends TS1 Ordered Sets with the selected Link number and sets the Lane number to PAD on each inactive Lane after it detected an exit from Electrical Idle since entering Recovery and has subsequently received two consecutive TS1 Ordered Sets with the Link and Lane numbers each set to PAD while in this substate.
  - On transition to this substate from <u>Polling</u>, any Lane that detected a Receiver during <u>Detect</u> is considered an active Lane.
  - On transition to this substate from Recovery, any Lane that is part of the configured Link the previous time through Configuration. Complete is considered an active Lane.
  - The Data Rate Identifier Symbol of the <u>TS1</u> Ordered Sets must advertise all data rates that the Port supports, including those that it does not intend to use.
- If LinkUp is 1b and the LTSSM is initiating upconfiguration of the Link width, initially it transmits TS1 Ordered Sets with both the Link and Lane numbers set to PAD on the current set of active Lanes; the inactive Lanes it intends to activate; and those Lanes where it detected an exit from Electrical Idle since entering Recovery and has received two consecutive TS1 Ordered Sets with the Link and Lane numbers each set to PAD. The LTSSM transmits TS1 Ordered Sets with the selected Link number and the Lane number set to PAD when each of the Lanes transmitting TS1 Ordered Sets receives two consecutive TS1 Ordered Sets with the Link and Lane numbers each set to PAD or 1 ms has expired since entering this substate.
  - After activating any inactive Lane, the Transmitter must wait for its TX common mode to settle before exiting from Electrical Idle and transmitting the TS1 Ordered Sets.
  - Link numbers are only permitted to be different for groups of Lanes capable of being a unique Link.
  - Note: An example of Link number assignments is a set of eight Downstream Lanes capable of negotiating to become one x8 Port when connected to one component or two x4 Ports when

connected to two different components. The Downstream Lanes send out <u>TS1 Ordered Sets</u> with the Link number set to N on four Lanes and Link number set to N+1 on the other four Lanes. The Lane numbers are all set to PAD.

- If any Lanes first received at least one or more <u>TS1</u> Ordered <u>Sets</u> with a Link and Lane number set to PAD, the next state is <u>Configuration.Linkwidth.Accept</u> immediately after any of those same Downstream Lanes receive two consecutive <u>TS1</u> Ordered <u>Sets</u> with a non-PAD Link number that matches any of the transmitted Link numbers, and with a Lane number set to PAD.
  - If the crosslink configuration is not supported, the condition of first receiving a Link and Lane number set to PAD is always true.
- Else: Optionally, if <u>LinkUp</u> is 0b and if crosslinks are supported, then all Downstream Lanes that detected a Receiver during <u>Detect</u> must first transmit 16 to 32 <u>TS1</u> Ordered <u>Sets</u> with a non-PAD Link number and PAD Lane number and after this occurs if any Downstream Lanes receive two consecutive <u>TS1</u> Ordered <u>Sets</u> with a Link number different than PAD and a Lane Number set to PAD, the Downstream Lanes are now designated as Upstream Lanes and a new random crosslink timeout is chosen (see <u>Tcrosslink</u> in <u>Table 8-7</u>). The next state is Configuration.Linkwidth.Start as Upstream Lanes.
  - Note: This supports the optional crosslink where both sides may try to act as a Downstream Port.
     This is resolved by making both Ports become Upstream and assigning a random timeout until one side of the Link becomes a Downstream Port and the other side remains an Upstream Port. This timeout must be random even when hooking up two of the same devices so as to eventually break any possible deadlock.
  - If crosslinks are supported, receiving a sequence of <u>TS1</u> Ordered <u>Sets</u> with a Link number of PAD followed by a Link number of non-PAD that matches the transmitted Link number is only valid when not interrupted by the reception of a TS2 Ordered Set.

### **IMPLEMENTATION NOTE**

# **Crosslink Initialization**

In the case where the Downstream Lanes are connected to both Downstream Lanes (crosslink) and Upstream Lanes, the Port with the Downstream Lanes may continue with a single LTSSM as described in this section or optionally, split into multiple LTSSMs.

• The next state is Detect after a 24 ms timeout.

#### **4.2.6.3.1.2 Upstream Lanes**

- In the optional case where crosslinks are supported the next state is Disabled if directed.
  - Note: "if directed" only applies to an optional crosslink Port that is instructed by a higher Layer to assert the Disable Link bit (TS1 and TS2) on all Lanes that detected a Receiver during Detect.
- Next state is Loopback if directed to this state by an implementation specific method.
  - Note: "if directed" applies to a Port that is instructed by a higher Layer to assert the <u>Loopback bit</u> (TS1 and TS2) on all Lanes that detected a Receiver during Detect.
- Next state is Disabled after any Lanes that are transmitting <u>TS1 Ordered Sets</u> receive two consecutive <u>TS1</u> Ordered Sets with the Disable Link bit asserted.
  - In the optional case where a crosslink is supported, the next state is Disabled only after all Lanes that are transmitting TS1 Ordered Sets, that are also receiving TS1 Ordered Sets, receive the Disable Link bit asserted in two consecutive TS1 Ordered Sets.

- Next state is Loopback if one of the following conditions is satisfied:
  - All Lanes that are transmitting TS1 Ordered Sets, that are also receiving TS1 Ordered Sets, receive the Loopback bit asserted in two consecutive TS1 Ordered Sets.
  - Any Lane that is transmitting TS1 Ordered Sets receives two consecutive TS1 Ordered Sets with the Loopback bit asserted and with the Enhanced Link Behavior Control bits set to 01b.
  - Note: The device receiving the Ordered Set with the Loopback bit set becomes the Loopback Slave.
- The Transmitter sends out TS1 Ordered Sets with Link numbers and Lane numbers set to PAD on all the active
  Upstream Lanes; the inactive Lanes it is initiating to upconfigure the Link width; and if upconfigure\_capable is
  set to 1b, on each of the inactive Lanes where it detected an exit from Electrical Idle since entering Recovery
  and has subsequently received two consecutive TS1 Ordered Sets with Link and Lane numbers, each set to
  PAD, in this substate.
  - On transition to this substate from <u>Polling</u>, any Lane that detected a Receiver during <u>Detect</u> is considered an active Lane.
  - On transition to this substate from Recovery, any Lane that is part of the configured Link the previous time through Configuration. Complete is considered an active Lane.
  - On transition to this substate from Recovery, if the transition is not caused by LTSSM timeout, the
    Transmitter must set the Autonomous Change bit (Symbol 4 bit 6) to 1b in the TS1 Ordered Sets that
    it sends while in the Configuration state if the Transmitter intends to change the Link width for
    autonomous reasons.
  - The Data Rate Identifier Symbol of the <u>TS1</u> Ordered Sets must advertise all data rates that the Port supports, including those that it does not intend to use.
- If any Lane receives two consecutive <u>TS1</u> Ordered <u>Sets</u> with Link numbers that are different than PAD and Lane number set to PAD, a single Link number is selected and Lane number set to PAD are transmitted on all Lanes that both detected a Receiver and also received two consecutive <u>TS1</u> Ordered Sets with Link numbers that are different than PAD and Lane number set to PAD. Any left over Lanes that detected a Receiver during <u>Detect</u> must transmit <u>TS1</u> Ordered Sets with the Link and Lane number set to PAD. The next state is Configuration.Linkwidth.Accept:
  - If the LTSSM is initiating upconfiguration of the Link width, it waits until it receives two consecutive TS1 Ordered Sets with a non-PAD Link Number and a PAD Lane number on all the inactive Lanes it wants to activate, or, 1 ms after entry to this substate, it receives two consecutive TS1 Ordered Sets on any Lane with a non-PAD Link number and PAD Lane number, whichever occurs earlier, before transmitting TS1 Ordered Sets with selected Link number and Lane number set to PAD.
  - It is recommended that any possible multi-Lane Link that received an error in a TS1 Ordered Set or lost 128b/130b Block Alignment on a subset of the received Lanes; delay the evaluation listed above by an additional two, or more, TS1 Ordered Sets when using 8b/10b encoding, or by an additional 34, or more, TS1 Ordered Sets when using 128b/130b encoding, but must not exceed 1 ms, so as not to prematurely configure a smaller Link than possible.
    - After activating any inactive Lane, the Transmitter must wait for its TX common mode to settle before exiting Electrical Idle and transmitting the TS1 Ordered Sets.
- Optionally, if <u>LinkUp</u> is 0b and if crosslinks are supported, then all Upstream Lanes that detected a Receiver during <u>Detect</u> must first transmit 16-32 <u>TS1</u> Ordered Sets with a PAD Link number and PAD Lane number and after this occurs and if any Upstream Lanes first receive two consecutive <u>TS1</u> Ordered Sets with Link and Lane numbers set to PAD, then:
  - The Transmitter continues to send out <u>TS1 Ordered Sets</u> with Link numbers and Lane numbers set to PAD.
  - If any Lanes receive two consecutive <u>TS1 Ordered Sets</u> with Link numbers that are different than PAD and Lane number set to PAD, a single Link number is selected and Lane number set to PAD are

transmitted on all Lanes that both detected a Receiver and also received two consecutive <u>TS1</u> Ordered Sets with Link numbers that are different than PAD and Lane number set to PAD. Any left over Lanes that detected a Receiver during <u>Detect</u> must transmit <u>TS1</u> Ordered Sets with the Link and Lane number set to PAD. The next state is Configuration.Linkwidth.Accept.

- It is recommended that any possible multi-Lane Link that received an error in a TS1 Ordered Set or lost 128b/130b Block Alignment on a subset of the received Lanes; delay the evaluation listed above by an additional two, or more, TS1 Ordered Sets when using 8b/10b encoding, or by an additional 34, or more, TS1 Ordered Sets when using 128b/130b encoding, but must not exceed 1 ms, so as not to prematurely configure a smaller Link than possible.
- Otherwise, after a <u>Tcrosslink</u> timeout, 16 to 32 <u>TS2 Ordered Sets</u> with PAD Link numbers and PAD Lane numbers are sent. The Upstream Lanes become Downstream Lanes and the next state is Configuration.Linkwidth.Start as Downstream Lanes.
  - Note: This optional behavior is required for crosslink behavior where two Ports may start off with Upstream Ports, and one will eventually take the lead as a Downstream Port.
- The next state is Detect after a 24 ms timeout.

### 4.2.6.3.2 Configuration.Linkwidth.Accept

#### 4.2.6.3.2.1 Downstream Lanes

- If a configured Link can be formed with at least one group of Lanes that received two consecutive TS1 Ordered Sets with the same received Link number (non-PAD and matching one that was transmitted by the Downstream Lanes), TS1 Ordered Sets are transmitted with the same Link number and unique non-PAD Lane numbers are assigned to all these same Lanes. The next state is Configuration.Lanenum.Wait.
  - The assigned non-PAD Lane numbers must range from 0 to n-1, be assigned sequentially to the same grouping of Lanes that are receiving the same Link number, and Downstream Lanes which are not receiving TS1 Ordered Sets must not disrupt the initial sequential numbering of the widest possible Link. Any left over Lanes must transmit TS1 Ordered Sets with the Link and Lane number set to PAD.
  - It is recommended that any possible multi-Lane Link that received an error in a TS1 Ordered Set or lost 128b/130b Block Alignment on a subset of the received Lanes delay the evaluation listed above by an additional two, or more, TS1 Ordered Sets when using 8b/10b encoding, or by an additional 34, or more, TS1 Ordered Sets when using 128b/130b encoding, but must not exceed 1 ms, so as not to prematurely configure a smaller Link than possible.
  - The <u>use\_modified\_TS1\_TS2\_Ordered\_Set</u> variable must be set to 1b if all of the following conditions are true:
    - LinkUp = 0b
    - The component had transmitted Modified TS1/TS2 Ordered Sets supported value (11b) in the Enhanced Link Behavior Control field in Symbol 5 of TS1 and TS2 Ordered Sets in Polling and Configuration states since entering the Polling State
    - The received eight consecutive TS2 Ordered Sets on all Lanes of the currently configured Link that caused the transition from Polling.Configuration to Configuration state had the Modified TS1/TS2 Ordered Sets supported value (11b) in the Enhanced Link Behavior Control field in Symbol 5 and 32.0 GT/s data rate is supported bit is set to 1b in the receieved eight consecutive TS2 Ordered Sets
- The next state is <u>Detect</u> after a 2 ms timeout or if no Link can be configured or if all Lanes receive two consecutive TS1 Ordered Sets with Link and Lane numbers set to PAD.

### **4.2.6.3.2.2 Upstream Lanes**

- If a configured Link can be formed using Lanes that transmitted a non-PAD Link number which are receiving two consecutive TS1 Ordered Sets with the same non-PAD Link number and any non-PAD Lane number, TS1 Ordered Sets are transmitted with the same non-PAD Link number and Lane numbers that, if possible, match the received Lane numbers or are different, if necessary, (i.e., Lane reversed). The next state is Configuration.Lanenum.Wait.
  - The newly assigned Lane numbers must range from 0 to m-1, be assigned sequentially only to some continuous grouping of Lanes that are receiving non-PAD Lane numbers (i.e., Lanes which are not receiving any TS1 Ordered Sets always disrupt a continuous grouping and must not be included in this grouping), must include either Lane 0 or Lane n-1 (largest received Lane number), and m-1 must be equal to or smaller than the largest received Lane number (n-1). Remaining Lanes must transmit TS1 Ordered Sets with Link and Lane numbers set to PAD.
  - It is recommended that any possible multi-Lane Link that received an error in a TS1 Ordered Set or lost 128b/130b Block Alignment on a subset of the received Lanes delay the evaluation listed above by an additional two, or more, TS1 Ordered Sets when using 8b/10b encoding, or by an additional 34, or more, TS1 Ordered Sets when using 128b/130b encoding, but must not exceed 1 ms, so as not to prematurely configure a smaller Link than possible.
  - The <u>use\_modified\_TS1\_TS2\_Ordered\_Set</u> variable must be set to 1b if all of the following conditions are true:
    - LinkUp = 0b
    - The component has transmitted Modified TS1/TS2 Ordered Sets supported value (11b) in the Enhanced Link Behavior Control field in Symbol 5 of all TS1 and TS2 Ordered Sets in Polling and Configuration states since entering the Polling State
    - The received eight consecutive TS2 Ordered Sets on all Lanes of the currently configured Link that caused the transition from Polling.Configuration to Configuration state had the Modified TS1/TS2 Ordered Sets supported value (11b) in the Enhanced Link Behavior Control field in Symbol 5 and 32.0 GT/s data rate is supported bit is set to 1b in the received eight consecutive TS2 Ordered Sets
- The next state is <u>Detect</u> after a 2 ms timeout or if no Link can be configured or if all Lanes receive two consecutive TS1 Ordered Sets with Link and Lane numbers set to PAD.

### **IMPLEMENTATION NOTE**

# **Example Cases**

Notable examples related to the configuration of Downstream Lanes:

- A x8 Downstream Port, which can be divided into two x4 Links, sends two different Link numbers on to two x4 Upstream Ports. The Upstream Ports respond simultaneously by picking the two Link numbers. The Downstream Port will have to choose one of these sets of Link numbers to configure as a Link, and leave the other for a secondary LTSSM to configure (which will ultimately happen in Configuration.Complete).
- 2. A x16 Downstream Port, which can be divided into two x8 Links, is hooked up to a x12 Upstream Port that can be configured as a x12 Link or a x8 and a x4 Link. During Configuration.Linkwidth.Start the Upstream Port returned the same Link number on all 12 Lanes. The Downstream Port would then return the same received Link number and assign Lane numbers on the eight Lanes that can form a x8 Link with the remaining four Lanes transmitting a Lane number and a Link number set to PAD.
- 3. A x8 Downstream Port where only seven Lanes are receiving TS1 Ordered Sets with the same received Link number (non-PAD and matching one that was transmitted by the Downstream Lanes) and an eighth Lane, which is in the middle or adjacent to those same Lanes, is not receiving a TS1 Ordered Set. In this case, the eighth Lane is treated the same as the other seven Lanes and Lane numbering for a x8 Lane should occur as described above.

Notable examples related to the configuration of Upstream Lanes:

- 1. A x8 Upstream Port is presented with Lane numbers that are backward from the preferred numbering. If the optional behavior of Lane reversal is supported by the Upstream Port, the Upstream Port transmits the same Lane numbers back to the Downstream Port. Otherwise the opposite Lane numbers are transmitted back to the Downstream Port, and it will be up to the Downstream Port to optionally fix the Lane ordering or exit Configuration.
  - Optional Lane reversal behavior is required to configure a Link where the Lane numbers are reversed and the Downstream Port does not support Lane reversal. Specifically, the Upstream Port Lane reversal will accommodate the scenario where the default Upstream sequential Lane numbering (0 to n-1) is receiving a reversed Downstream sequential Lane number (n-1 to 0).
- 2. A x8 Upstream Port is not receiving TS1 Ordered Sets on the Upstream Port Lane 0:
  - a. a. In the case where the Upstream Port can only support a x8 or x1 Link and the Upstream Port can support Lane reversal. The Upstream Port will assign a Lane 0 to only the received Lane 7 (received Lane number n-1) and the remaining seven Lanes must transmit TS1 Ordered Sets with Link and Lane numbers set to PAD.
  - b. In the case where the Upstream Port can only support a x8 or x1 Link and the Upstream Port cannot support Lane reversal. No Link can be formed and the Upstream Port will eventually timeout after 2 ms and exit to Detect.
- 3. An optional x8 Upstream crosslink Port, which can be divided into two x4 Links, is attached to two x4 Downstream Ports that present the same Link number, and each x4 Downstream Port presents Lane numbers simultaneously that were each numbered 0 to 3. The Upstream Port will have to choose one of these sets of Lane numbers to configure as a Link, and leave the other for a second pass through Configuration.

### 4.2.6.3.3 Configuration.Lanenum.Accept

In this sub-state, if use\_modified\_TS1\_TS2\_Ordered\_Set variable is set to 1b:

- Transmitter must send modified TS1 Ordered sets instead of TS1 Ordered Sets
- Receiver must check for receipt of modified <u>TS1</u> Ordered Sets instead of <u>TS1</u> Ordered Sets [Note: See <u>Section</u> 4.2.4.1 for the definition of identical consecutive modified <u>TS1</u> Ordered Sets.]

#### 4.2.6.3.3.1 Downstream Lanes

- If two consecutive TS1 Ordered Sets are received with non-PAD Link and non-PAD Lane numbers that match all
  the non-PAD Link and non-PAD Lane numbers (or reversed Lane numbers if Lane reversal is optionally
  supported) that are being transmitted in Downstream Lane TS1 Ordered Sets, the next state is
  Configuration.Complete. Note that Retimers are permitted to delay the transition to Configuration.Complete,
  as described in Section 4.3.8.
  - The Link Bandwidth Management Status and Link Autonomous Bandwidth Status bits of the Link
     Status Register must be updated as follows on a Link bandwidth change if the current transition to
     Configuration state was from the Recovery state:
    - a. If the bandwidth change was initiated by the Downstream Port due to reliability issues, the Link Bandwidth Management Status bit is Set.
    - b. Else if the bandwidth change was not initiated by the Downstream Port and the

      <u>Autonomous Change</u> bit (Symbol 4 bit 6) in two consecutive received <u>TS1 Ordered Sets</u> is

      <u>0b, the Link Bandwidth Management Status bit is Set.</u>
    - c. Else the Link Autonomous Bandwidth Status bit is Set.
  - The condition of Reversed Lane numbers is defined strictly as the Downstream Lane 0 receiving a TS1
    Ordered Set with a Lane number equal to n-1 and the Downstream Lane n-1 receiving a TS1 Ordered
    Set with a Lane number equal to 0.
  - It is recommended that any possible multi-Lane Link that received an error in a TS1 Ordered Set or lost 128b/130b Block Alignment on a subset of the received Lanes delay the evaluation listed above by an additional two, or more, TS1 Ordered Sets when using 8b/10b encoding, or by an additional 34, or more, TS1 Ordered Sets when using 128b/130b encoding, but must not exceed 1 ms, so as not to prematurely configure a smaller Link than possible.
- If a configured Link can be formed with any subset of the Lanes that receive two consecutive <u>TS1 Ordered Sets</u> with the same transmitted non-PAD Link numbers and any non-PAD Lane numbers, <u>TS1 Ordered Sets</u> are transmitted with the same non-PAD Link numbers and new Lane numbers assigned and the next state is Configuration.Lanenum.Wait.
  - The newly assigned transmitted Lane numbers must range from 0 to m-1, be assigned sequentially only to some continuous grouping of the Lanes that are receiving non-PAD Lane numbers (i.e., Lanes which are not receiving any TS1 Ordered Sets always disrupt a continuous grouping and must not be included in this grouping), must include either Lane 0 or Lane n-1 (largest received Lane number), and m-1 must be equal to or smaller than the largest received Lane number (n-1). Any left over Lanes must transmit TS1 Ordered Sets with the Link and Lane number set to PAD.
  - It is recommended that any possible multi-Lane Link that received an error in a TS1 Ordered Set or lost 128b/130b Block Alignment on a subset of the received Lanes delay the evaluation listed above by an additional two, or more, TS1 Ordered Sets when using 8b/10b encoding, or by an additional 34, or more, TS1 Ordered Sets when using 128b/130b encoding, but must not exceed 1 ms, so as not to prematurely configure a smaller Link than possible.

• The next state is <u>Detect</u> if no Link can be configured or if all Lanes receive two consecutive <u>TS1 Ordered Sets</u> with Link and Lane numbers set to PAD.

### **4.2.6.3.3.2 Upstream Lanes**

- If two consecutive <u>TS2 Ordered Sets</u> are received with non-PAD Link and non-PAD Lane numbers that match all non-PAD Link and non-PAD Lane numbers that are being transmitted in Upstream Lane <u>TS1 Ordered Sets</u>, the next state is <u>Configuration.Complete</u>. Note that Retimers are permitted to delay the transition to <u>Configuration.Complete</u>, as described in Section 4.3.8.
- If a configured Link can be formed with any subset of the Lanes that receive two consecutive <u>TS1 Ordered Sets</u> with the same transmitted non-PAD Link numbers and any non-PAD Lane numbers, <u>TS1 Ordered Sets</u> are transmitted with the same non-PAD Link numbers and new Lane numbers assigned and the next state is Configuration.Lanenum.Wait.
  - The newly assigned transmitted Lane numbers must range from 0 to m-1, be assigned sequentially only to some continuous grouping of Lanes that are receiving non-PAD Lane numbers (i.e., Lanes which are not receiving any TS1 Ordered Sets always disrupt a continuous grouping and must not be included in this grouping), must include either Lane 0 or Lane n-1 (largest received Lane number), and m-1 must be equal to or smaller than the largest received Lane number (n-1). Any left over Lanes must transmit TS1 Ordered Sets with the Link and Lane number set to PAD.
  - It is recommended that any possible multi-Lane Link that received an error in a TS1 Ordered Set or lost 128b/130b Block Alignment on a subset of the received Lanes delay the evaluation listed above by an additional two, or more, TS1 Ordered Sets when using 8b/10b encoding, or by an additional 34, or more, TS1 Ordered Sets when using 128b/130b encoding, but must not exceed 1 ms, so as not to pre-maturely configure a smaller Link than possible.
- The next state is <u>Detect</u> if no Link can be configured or if all Lanes receive two consecutive <u>TS1 Ordered Sets</u> with Link and Lane numbers set to PAD.

### 4.2.6.3.4 Configuration.Lanenum.Wait

In this sub-state, if use\_modified\_TS1\_TS2\_Ordered\_Set variable is set to 1b:

- Transmitter must send modified TS1 Ordered Sets instead of TS1 Ordered Sets
- Receiver must check for receipt of modified TS1 Ordered Sets instead of TS1 Ordered Sets though it may receive TS1 Ordered Sets initially while the Link partner is transitioning to this sub-state [Note: These must be identical consecutive modified TS1 Ordered Sets with valid parity in the last Symbol]

#### 4.2.6.3.4.1 Downstream Lanes

• The next state is Configuration.Lanenum.Accept if any of the Lanes that detected a Receiver during <a href="Detect-receive">Detect receive two consecutive TS1 Ordered Sets which have a Lane number different from when the Lane first entered Configuration.Lanenum.Wait, and not all the Lanes' Link numbers are set to PAD or two consecutive TS1 Ordered Sets have been received on all Lanes, with Link and Lane numbers that match what is being transmitted on all Lanes.

The Upstream Lanes are permitted delay up to 1 ms before transitioning to Configuration.Lanenum.Accept.

The reason for delaying up to 1 ms before transitioning is to prevent received errors or skew between Lanes affecting the final configured Link width.

The condition of requiring reception of any Lane number different from when the Lane(s) first entered Configuration.Lanenum.Wait is necessary in order to allow the two Ports to settle on an agreed upon Link width. The exact meaning of the statement "any of the Lanes receive two consecutive TS1 Ordered Sets, which have a Lane number different from when the Lane first entered Configuration.Lanenum.Wait" requires that a Lane number must have changed from when the Lanes most recently entered Configuration.Lanenum.Wait before a transition to Configuration.Lanenum.Accept can occur.

• The next state is <u>Detect</u> after a 2 ms timeout or if all Lanes receive two consecutive <u>TS1 Ordered Sets</u> with Link and Lane numbers set to PAD.

### **4.2.6.3.4.2 Upstream Lanes**

- The next state is Configuration.Lanenum.Accept
  - A. If any of the Lanes receive two consecutive <u>TS1 Ordered Sets</u> that have a Lane number different from when the Lane first entered <u>Configuration.Lanenum.Wait</u>, and not all the Lanes' Link numbers are set to PAD

or

- B. If any Lane receives two consecutive TS2 Ordered Sets
- The next state is <u>Detect</u> after a 2 ms timeout or if all Lanes receive two consecutive <u>TS1 Ordered Sets</u> with Link and Lane numbers set to PAD.

### 4.2.6.3.5 Configuration. Complete

A device is allowed to change the supported data rates and upconfigure capability that it advertises when it enters this substate, but it must not change those values while in this substate.

In this sub-state, if use\_modified\_TS1\_TS2\_Ordered\_Set variable is set to 1b:

- Transmitter must send modified TS2 Ordered sets instead of TS2 Ordered Sets
- Receiver must check for receipt of modified TS2 Ordered Sets, instead of TS2 Ordered Sets [Note: See Section 4.2.4.1 for the definition of identical consecutive modified TS1 Ordered Sets.]

#### 4.2.6.3.5.1 Downstream Lanes

- TS2 Ordered Sets are transmitted using Link and Lane numbers that match the received TS1 Ordered Set Link and Lane numbers.
  - The Upconfigure Capability bit of the <u>TS2 Ordered Sets</u> is permitted to be set to 1b to indicate that the Port is capable of supporting a x1 Link on the currently assigned Lane 0 and up-configuring the Link while LinkUp = 1b. Advertising this capability is optional.
- N\_FTS must be noted for use in L0s when leaving this state.
- When using 8b/10b encoding, Lane-to-Lane de-skew must be completed when leaving this state.
- Scrambling is disabled if all configured Lanes have the Disable Scrambling bit asserted in two consecutively received TS2 Ordered Sets.
  - The Port that is sending the Disable Scrambling bit on all of the configured Lanes must also disable scrambling. Scrambling can only be disabled when using 8b/10b encoding.

- The next state is Configuration.Idle immediately after all Lanes that are transmitting TS2 Ordered Sets receive eight consecutive TS2 Ordered Sets with matching Lane and Link numbers (non-PAD) and identical data rate identifiers (including identical Link Upconfigure Capability (Symbol 4 bit 6)), and 16 TS2 Ordered Sets are sent after receiving one TS2 Ordered Set. Implementations with the Retimer Presence Detect Supported bit of the Link Capabilities 2 Register set to 1b must also receive the eight consecutive TS2 Ordered Sets with identical Retimer Present (Symbol 5 bit 4) when the data rate is 2.5 GT/s. Implementations with Two Retimers Presence Detect Supported bit of the Link Capabilities 2 Register set to 1b must also receive the eight consecutive TS2 Ordered Sets with identical Retimer Present (Symbol 5 bits 5:4) when the data rate is 2.5 GT/s.
  - If the data rate of operation is 2.5 GT/s:
    - If the Retimer Presence Detect Supported bit of the Link Capabilities 2 Register is set to 1b and any Configured Lane received the Retimer Present bit set to 1b in the eight consecutively received TS2 Ordered Sets, then the Retimer Presence Detected bit must be set to 1b in the Link Status 2 Register otherwise the Retimer Presence Detected bit must be set to 0b in the Link Status 2 Register.
    - If the Two Retimers Presence Detect Supported bit of the Link Capabilities 2 Register is set to 1b and any configured Lane received the Two Retimers Present bit set to 1b in the eight consecutively received TS2 Ordered Sets then the Two Retimers Presence Detected bit must be set to 1b in the Link Status 2 Register, otherwise the Two Retimers Presence Detected bit must be set to 0b.
  - If the device supports greater than 2.5 GT/s data rate, it must record the data rate identifier received
    on any configured Lane of the Link. This will override any previously recorded value. A variable to
    track speed change in recovery state, *changed\_speed\_recovery*, is reset to 0b.
  - If the device sends TS2 Ordered Sets with the Link Upconfigure Capability (Symbol 4 bit 6) set to 1b, and receives eight consecutive TS2 Ordered Sets with the Link Upconfigure Capability bit set to 1b, the variable upconfigure\_capable is set to 1b, else it is reset to 0b.
  - All remaining Lanes that are not part of the configured Link are no longer associated with the LTSSM in progress and must:
    - i. Be associated with a new LTSSM if this optional feature is supported. or
    - ii. All Lanes that cannot be associated with an optional new LTSSM must transition to Electrical Idle. 68 Those Lanes that formed a Link up to the LO state, and LinkUp has been 1b since then, but are not a part of the currently configured Link, must be associated with the same LTSSM if the LTSSM advertises Link width upconfigure capability. It is recommended that the Receiver terminations of these Lanes be left on. If they are not left on, they must be turned on when the LTSSM enters the Recovery.RcvrCfg substate until it reaches the Configuration.Complete substate if upconfigure\_capable is set to 1b to allow for potential Link width upconfiguration. Any Lane that was not part of the LTSSM during the initial Link training through LO cannot become a part of the LTSSM as part of the Link width upconfiguration process.
      - In the case of an optional crosslink, the Receiver terminations are required to meet ZRX-HIGH-IMP-DC-POS and ZRX-HIGH-IMP-DC-NEG (see Table 8-10).
      - These Lanes must be re-associated with the LTSSM immediately after the LTSSM in progress transitions back to Detect.
      - An EIOS does not need to be sent before transitioning to Electrical Idle, and the transition to Electrical Idle does not need to occur on a Symbol or Ordered Set boundary.

- After a 2 ms timeout:
  - The next state is Detect if the current data rate is 2.5 GT/s or 5.0 GT/s.
  - The next state is Configuration.Idle if the <a href="idle\_to\_rlock\_transitioned">idle\_to\_rlock\_transitioned</a> variable is less than FFh and the current data rate is 8.0 GT/s or higher.
    - i. The changed\_speed\_recovery variable is reset to 0b.
    - ii. Lanes that are not part of the configured Link are no longer associated with the LTSSM in progress and must meet requirement (i) or (ii) specified above for the non-timeout transition to Configuration.Idle.
    - iii. The upconfigure\_capable variable is permitted, but not required, to be updated if at least one Lane received eight consecutive TS2 Ordered Sets with matching Lane and Link numbers (non-PAD). If updated, the upconfigure\_capable variable is set to 1b when the transmitted and received Link Upconfigure Capability bits are 1b, else it is reset to 0b.
  - Else the next state is Detect.

### **4.2.6.3.5.2 Upstream Lanes**

- TS2 Ordered Sets are transmitted using Link and Lane numbers that match the received TS2 Link and Lane numbers.
  - The Upconfigure Capability bit of the <u>TS2</u> Ordered <u>Sets</u> is permitted to be set to 1b to indicate that the Port is capable of supporting a x1 <u>Link</u> on the currently assigned Lane 0 and up-configuring the Link while LinkUp = 1b. Advertising this capability is optional.
- N\_FTS must be noted for use in L0s when leaving this state.
- When using 8b/10b encoding, Lane-to-Lane de-skew must be completed when leaving this state.
- Scrambling is disabled if all configured Lanes have the Disable Scrambling bit asserted in two consecutively received TS2 Ordered Sets.
  - The Port that is sending the Disable Scrambling bit on all of the configured Lanes must also disable scrambling. Scrambling can only be disabled when using 8b/10b encoding.
- The next state is Configuration.Idle immediately after all Lanes that are transmitting TS2 Ordered Sets receive eight consecutive TS2 Ordered Sets with matching Lane and Link numbers (non-PAD) and identical data rate identifiers (including identical Link Upconfigure Capability (Symbol 4 bit 6)), and 16 consecutive TS2 Ordered Sets are sent after receiving one TS2 Ordered Set. Implementations with the Retimer Presence Detect Supported bit of the Link Capabilities 2 Register set to 1b must also receive the eight consecutive TS2 Ordered Sets with identical Retimer Present (Symbol 5 bit 4) when the data rate is 2.5 GT/s. Implementations with Two Retimers Presence Detect Supported bit of the Link Capabilities 2 Register set to 1b must also receive the eight consecutive TS2 Ordered Sets with identical Retimer Present (Symbol 5 bits 5:4) when the data rate is 2.5 GT/s.
  - If the data rate of operation is 2.5 GT/s:
    - If the Retimer Presence Detect Supported bit of the Link Capabilities 2 Register is set to 1b and any Configured Lane received the Retimer Present bit set to 1b in the eight consecutively received TS2 Ordered Sets, then the Retimer Presence Detected bit must be set to 1b in the Link Status 2 Register otherwise the Retimer Presence Detected bit must be set to 0b in the Link Status 2 Register.
    - If the Two Retimers Presence Detect Supported bit of the Link Capabilities 2 Register is set to 1b and any configured Lane received the Two Retimers Present bit set to 1b in the eight consecutively received TS2 Ordered Sets then the Two Retimers Presence Detected bit must be set to 1b in the Link Status 2 Register, otherwise the Two Retimers Presence Detected bit must be set to 0b.

- If the device supports greater than 2.5 GT/s data rate, it must record the data rate identifier received
  on any configured Lane of the Link. This will override any previously recorded value. A variable to
  track speed change in recovery state, changed\_speed\_recovery, is reset to 0b.
- If the device sends TS2 Ordered Sets with the Link Upconfigure Capability (Symbol 4 bit 6) set to 1b, as well as receives eight consecutive TS2 Ordered Sets with the Link Upconfigure Capability bit set to 1b, the variable upconfigure\_capable is set to 1b, else it is reset to 0b.
- All remaining Lanes that are not part of the configured Link are no longer associated with the LTSSM in progress and must:
  - Optionally be associated with a new crosslink LTSSM if this feature is supported.
     or
  - ii. All remaining Lanes that are not associated with a new crosslink LTSSM must transition to Electrical Idle, <sup>69</sup> and Receiver terminations are required to meet Z<sub>RX-HIGH-IMP-DC-POS</sub> and Z<sub>RX-HIGH-IMP-DC-NEG</sub> (see Table 8-10). Those Lanes that formed a Link up to the L0 state, and Link Up has been 1b since then, but are not a part of the currently configured Link, must be associated with the same LTSSM if the LTSSM advertises Link width upconfigure capability. It is recommended that the Receiver terminations of these Lanes be left on. If they are not left on, they must be turned on when the LTSSM enters the Recovery.RcvrCfg substate until it reaches the Configuration.Complete substate if upconfigure\_capable is set to 1b to allow for potential Link width upconfiguration. Any Lane that was not part of the LTSSM during the initial Link training through L0 cannot become a part of the LTSSM as part of the Link width upconfiguration process.
    - These Lanes must be re-associated with the LTSSM immediately after the LTSSM in progress transitions back to Detect.
    - EIOS does not need to be sent before transitioning to Electrical Idle, and the transition to Electrical Idle does not need to occur on a Symbol or Ordered Set boundary.
- After a 2 ms timeout:
  - The next state is Detect if the current data rate is 2.5 GT/s or 5.0 GT/s.
  - The next state is Configuration.Idle if the <a href="idle\_to\_rlock\_transitioned">idle\_to\_rlock\_transitioned</a> variable is less than FFh and the current data rate is 8.0 GT/s or higher.
    - i. The changed\_speed\_recovery variable is reset to 0b.
    - ii. Lanes that are not part of the configured Link are no longer associated with the LTSSM in progress and must meet requirement (i) or (ii) specified above for the non-timeout transition to Configuration.Idle.
    - iii. The <u>upconfigure\_capable</u> variable is permitted, but not required, to be updated if at least one Lane received eight consecutive <u>TS2</u> Ordered Sets with matching Lane and Link numbers (non-PAD). If updated, the <u>upconfigure\_capable</u> variable is set to 1b when the transmitted and received Link Upconfigure Capability bits are 1b, else it is reset to 0b.
- · Else the next state is Detect.

### 4.2.6.3.6 Configuration.Idle

• When using 8b/10b encoding, the Transmitter sends Idle data Symbols on all configured Lanes.

- If <u>LinkUp</u> = 0b and 32.0 GT/s data rate is supported by all components in the Link, as advertised in the eight consecutive TS2 or eight consecutive and identical modified <u>TS2 Ordered Sets</u> received prior to entering Configuration.Idle:
  - If the No Equalization Needed bit (bit 1 of Symbol 5) was set to 1b in the received eight consecutive and identical Modified TS2 Ordered Sets and was also set in the transmitted Modified TS2 Ordered Sets in all the configured Lanes of the Link or if No Equalization Needed value (10b) was received in the Enhanced Link Behavior Control field (bits 7:6 of Symbol 5) in the eight consecutive TS2 Ordered Sets and was also set in the Enhanced Link Behavior Control field of the transmitted TS2 Ordered Sets:
    - The equalization\_done\_8GT\_data\_rate, equalization\_done\_16GT\_data\_rate, and equalization\_done\_32GT\_data\_rate variables are each set to 1b.
    - The No Equalization Needed Received bit in the 32.0 GT/s Status Register is set to 1b.
  - Else If the Equalization bypass to highest rate support bit (bit 0 of Symbol 5) was set to 1b in the received eight consecutive and identical modified TS2 Ordered Sets and was also set in the transmitted modified TS2 Ordered Sets in all the configured Lanes of the Link or if either No Equalization Needed or Equalization bypass to highest data rate value (01b or 10b) was received in the Enhanced Link Behavior Control field (bits 7:6 of Symbol 5) in the eight consecutive TS2 Ordered Sets and either No Equalization Needed or Equalization bypass to highest data rate value (01b or 10b) was also set in the Enhanced Link Behavior Control field of the transmitted TS2 Ordered Sets:
    - The equalization\_done\_8GT\_data\_rate and equalization\_done\_16GT\_data\_rate variables are each set to 1b.
  - If entry to this sub-state was caused by receipt of eight consecutive and identical modified TS2
     Ordered Sets and LinkUp = 0b
    - If the Modified TS Usage field in the received eight consecutive modified TS2 Ordered Sets was set to 010b (Alternate Protocols) and the same value was set in the Modified TS Usage field of the transmitted modified TS2 Ordered Sets and the Modified TS Information 1 and Alternate Protocol Vendor ID fields are identical between the transmitted and received modified TS2 Ordered Sets in all the configured Lanes of the Link:
      - The Modified TS Received bit in the 32.0 GT/s Status Register is set to 1b. The
        details of the negotiation will be reflected in the Received Modified TS Data 1
        Register and Received Modified TS Data 2 Register based on the eight consecutive
        modified TS2 Ordered Sets received.
  - When using 128b/130b encoding:
    - If the data rate is 8.0 GT/s, the Transmitter sends one SDS Ordered Set on all configured Lanes to start a Data Stream and then sends Idle data Symbols on all configured Lanes. The first Idle data Symbol transmitted on Lane 0 is the first Symbol of the Data Stream.
    - If the data rate is 16.0 GT/s or higher, the Transmitter sends one Control SKP Ordered Set followed immediately by one SDS Ordered Set on all configured Lanes to start a Data Stream and then sends Idle data Symbols on all configured Lanes. The first Idle data Symbol transmitted on Lane 0 is the first Symbol of the Data Stream.
  - Receiver waits for Idle data.
  - LinkUp = 1b
  - When using 8b/10b encoding, the next state is <u>L0</u> if eight consecutive Symbol Times of Idle data are received on all configured Lanes and 16 Idle data Symbols are sent after receiving one Idle data Symbol.
    - If software has written a 1b to the Retrain Link bit in the Link Control Register since the last transition to L0 from Recovery or Configuration, the Downstream Port must set the Link Bandwidth Management Status bit of the Link Status Register to 1b.

- The use\_modified\_TS1\_TS2\_Ordered\_Set variable is reset to 0b on transition to L0.
- When using 128b/130b encoding, next state is <u>L0</u> if eight consecutive Symbol Times of Idle data are received on all configured Lanes, 16 Idle data Symbols are sent after receiving one Idle data Symbol, and this state was not entered by a timeout from Configuration. Complete.
  - The Idle data Symbols must be received in Data Blocks.
  - Lane-to-Lane de-skew must be completed before Data Stream processing starts.
  - If software has written a 1b to the Retrain Link bit in the Link Control Register since the last transition to L0 from Recovery or Configuration, the Downstream Port must set the Link Bandwidth Management Status bit of the Link Status Register to 1b.
  - The idle\_to\_rlock\_transitioned variable is reset to 00h on transition to L0.
- Otherwise, after a minimum 2 ms timeout:
  - If the <a href="idle\_to\_rlock\_transitioned">idle\_to\_rlock\_transitioned</a> variable is less than FFh, the next state is Recovery.RcvrLock.
    - On transition to Recovery.RcvrLock:
      - If the data rate is 8.0 GT/s or higher, the <a href="idle\_to\_rlock\_transitioned">idle\_to\_rlock\_transitioned</a> variable is incremented by 1.
      - If the data rate is 2.5 GT/s or 5.0 GT/s, the idle\_to\_rlock\_transitioned variable is set to FFh.
  - Else the next state is Detect.




Figure 4-29 Configuration Substate Machine

### 4.2.6.4 **Recovery**

The Recovery substate machine is shown in Figure 4-30.

### 4.2.6.4.1 Recovery.RcvrLock

If the Link is operating at a data rate of 8.0 GT/s or higher, a Receiver must consider any <u>TS1</u> or TS2 Ordered Set to be received only after it obtains Block Alignment in that Lane. If entry to this substate is from <u>L1</u> or <u>Recovery.Speed</u> or <u>L0s</u>, the Block Alignment must be obtained after exiting Electrical Idle condition. If entry to this substate is from <u>L0</u>, the Block Alignment must be obtained after the end of the last Data Stream.

- If the data rate of operation is 8.0 GT/s or higher:
  - If the start\_equalization\_w\_preset variable is set to 1b:

- An Upstream Port must use the Transmitter preset values it registered from the received appropriate eight consecutive TS2 Ordered Sets (EQ TS2 if 8.0 GT/s, EQ TS2 if 32.0 GT/s and equalization bypass to highest data rate was negotiated, and 128b/130b EQ TS2 if 16.0 GT/s or 32.0 GT/s) in Recovery.RcvrCfg in its Transmitter setting as soon as it starts transmitting in the data rate at which equalization will be performed and ensure that it meets the preset definition in Chapter 8. Lanes that received a Reserved or unsupported Transmitter preset value must use an implementation specific method to choose a supported Transmitter preset setting for use as soon as it starts transmitting at the data rate where equalization needs to be performed.
- A Downstream Port must use the Transmitter preset settings according the rules below as soon as it starts transmitting at the data rate where equalization must be performed:
  - If the data rate of equalization is 16.0 GT/s or 32.0 GT/s and eight consecutive EQ TS2 Ordered Sets (for the case where equalization bypass to 32.0 GT/s is to be performed) or 128b/130b EQ TS2 Ordered Sets were received with supported Transmitter Preset values in the most recent transition through Recovery.RcvrCfg, the Transmitter Preset value from those EQ TS2 or 128b/130b EQ TS2 Ordered Sets must be used.
  - 2. Else, if the Transmitter Preset value defined in the Downstream Port Transmitter Preset field of the appropriate Lane Equalization Control Register Entry, as defined below is supported, then it must be used:

Data Rate of Equalization	Transmitter Preset value to be used as soon as the Link transitions to the data rate of equalization	
8.0 GT/s	Transmitter Preset field defined in the Lane Equalization Control Register  Entry for each Lane. The Downstream Port may optionally use the  Downstream Port 8.0 GT/s Receiver Preset Hint field defined in the Lane  Equalization Control Register Entry for each of its Receivers  corresponding to the Lane, if they are not Reserved values.	
16.0 GT/s	Downstream Port 16.0 GT/s Transmitter Preset field of the 16.0 GT/s Lane Equalization Control Register Entry	
32.0 GT/s	Downstream Port 32.0 GT/s Transmitter Preset field of the 32.0 GT/s Lane Equalization Control Register Entry	

3. Else, use an implementation specific method to choose a supported Transmitter preset setting.

The Downstream Port must ensure that it meets the preset definition in Chapter 8.

Next state is Recovery. Equalization.

#### • Else:

- The Transmitter must use the coefficient settings agreed upon at the conclusion of the last equalization procedure
- If this substate was entered from Recovery.Equalization, in the transmitted TS1 Ordered Sets, a Downstream Port must set the Pre-cursor, Cursor, and Post-cursor Coefficient fields to the current Transmitter settings, and if the last accepted request in Phase 2 of Recovery.Equalization was a preset request, it must set the Transmitter Preset bits to the accepted preset of that request.
- It is recommended that in this substate, in the transmitted TS1 Ordered Sets, all Ports set the Pre-cursor, Cursor, and Post-cursor Coefficient fields to the current Transmitter settings,

and set the <u>Transmitter Preset</u> bits to the most recent preset that the Transmitter settings were set to.

- An Upstream Port that receives eight consecutive TS1 Ordered Sets on all configured Lanes with the following characteristics must transition to Recovery. Equalization
  - Link and Lane numbers in the received TS1 Ordered Sets match with the Link and Lane numbers in the transmitted TS1 Ordered Sets on each Lane
  - speed\_change bit is equal to 0b
  - EC bits not equal to 00b

# **IMPLEMENTATION NOTE**

# **Redoing Equalization**

A Downstream Port may use this provision to redo some parts of the Transmitter Equalization process using software help or some other implementation specific means while ensuring no transactions are in flight on the Link to avoid any timeouts.

- Next state for a Downstream Port is Recovery. Equalization if Recovery. RcvrLock was not entered from Configuration. Idle or Recovery. Idle and the Perform Equalization bit in the Link Control 3 Register is set or an implementation specific mechanism determined equalization needs to be performed, following procedures described in Section 4.2.3. The Port must ensure that no more than 2 TS1 Ordered Sets with EC=00b are transmitted due to being in Recovery. RcvrLock before starting to transmit the TS1 Ordered Sets required by Recovery. Equalization.
- Transmitter sends TS1 Ordered Sets on all configured Lanes using the same Link and Lane numbers that were set after leaving Configuration. The speed\_change bit (bit 7 of the Data Rate Identifier Symbol in TS1 Ordered Set) must be set to 1b if the directed\_speed\_change variable is set to 1b. The directed\_speed\_change variable is set to 1b if any configured Lane receives eight consecutive TS1 Ordered Sets with the speed\_change bit set to 1b. Only those data rates greater than 2.5 GT/s should be advertised that can be supported reliably. The N\_FTS value in the TS1 Ordered Set transmitted reflects the number at the current speed of operation. A device is allowed to change the supported data rates that it advertises when it enters this substate.

A Downstream Port that intends to redo equalization with a data rate change from 2.5 GT/s or 5.0 GT/s to 8.0 GT/s or 32.0 GT/s when equalization bypass to highest data rate is supported must:

- Send <u>EQ TS1 Ordered Sets</u> with the speed\_change bit set to 1b and advertising the following data rates:
  - 8.0 GT/s Data Rate Identifier if redo equalization is for 8.0 GT/s Data Rate
  - 32.0 GT/s Data Rate Identifier if redo equalization is for 32.0 GT/s Data Rate
- If the equalization redo attempt is initiated by the hardware as described in Section 4.2.3, then hardware must ensure that the Data Rate is 2.5 GT/s or 5.0 GT/s before initiating the attempt.
- If the equalization redo attempt is initiated by the software mechanism as described in Section 4.2.3, then software must ensure that the Data Rate is 2.5 GT/s or 5.0 GT/s before initiating the attempt.

A Downstream Port that intends to redo equalization with a data rate change from 8.0 GT/s to 16.0 GT/s or 16.0 GT/s to 32.0 GT/s must:

- Send <u>TS1 Ordered Sets</u> with the Equalization Redo bit set to 1b, the speed\_change bit set to 1b, and advertising the Data Rate Identifier at which equalization redo will be performed (16.0 GT/s or 32.0 GT/s).
- If the equalization redo attempt is initiated by the hardware as described in Section 4.2.3, then hardware must ensure that the Data Rate is the following before initiating the attempt to redo equalization:
  - 8.0 GT/s if the equalization redo is for 16.0 GT/s Data Rate
  - 16.0 GT/s if the equalization redo is for 32.0 GT/s Data Rate
- If the equalization redo attempt is initiated by the software mechanism as described in Section 4.2.3,
   then software must ensure that the Data Rate is the following before initiating the attempt to redo equalization:
  - 8.0 GT/s if the equalization redo is for 16.0 GT/s Data Rate
  - 16.0 GT/s if the equalization redo is for 32.0 GT/s Data Rate

An Upstream Port must advertise the highest data rate support in the <u>TS2</u> Ordered <u>Sets</u> it transmits in Recovery.RcvrCfg, and optionally in the <u>TS1</u> Ordered <u>Sets</u> it transmits in this substate, unless the Upstream Port has determined that a problem unrelated to the highest data rate equalization prevents it from operating reliably at the highest data rate at which equalization is being requested to be performed, if the eight consecutive Ordered Sets it receives are one of the following:

- EQ TS1 or EQ TS2 Ordered Sets with the speed\_change bit set to 1b
- TS1 Ordered Sets with the Equalization Redo bit set to 1b or 128b/130b EQ TS2 Ordered Sets with the speed\_change bit set to 1b.

Under other conditions, a device must not change the supported data rate values either in this substate or while in the Recovery.RcvrCfg or Recovery.Equalization substates. The **successful\_speed\_negotiation** variable is reset to 0b upon entry to this substate.

### IMPLEMENTATION NOTE

# Handling a Request to Advertise 8.0 GT/s Data Rate Identifier

If an Upstream Port that is not advertising 8.0 GT/s Data Rate Identifiers receives EQ TSs with 8.0 GT/s Data Rate Identifiers and with the speed\_change bit set in Recovery.RcvrLock, that indicates that the Downstream Port is attempting to switch the Link Speed to 8.0 GT/s in order to perform the 8.0 GT/s Link Equalization Procedure. If for some reason the Upstream Port is unable or unwilling to switch to advertising 8.0 GT/s Data Rate Identifiers in the TS2 Ordered Sets it transmits once it transitions to Recovery.RcvrCfg, the 8.0 GT/s Link Equalization Procedure will not be performed in the current tenure in Recovery. This may cause the Downstream Port to permanently abandon its attempt to change the link speed to 8.0 GT/s and perform the 8.0 GT/s Link Equalization Procedure, resulting in an operational link speed of less than 8.0 GT/s until after the link transitions through Detect and is re-trained. It is recommended that if an Upstream Port is for some temporary reason unable or unwilling to switch to advertising 8.0 GT/s Data Rate Identifiers in the condition described above, and does not intend to prohibit the Link from operating at 8.0 GT/s, that it perform one of the following two actions below as soon as is reasonable for it to do so:

- If the Upstream Port supports the Quiesce Guarantee mechanism for performing the Link Equalization
  Procedure, enter Recovery and advertise 8.0 GT/s Data Rate Identifiers with the speed\_change bit set to
  1b in the TSs that it sends. If Recovery.Equalization is not entered after changing speed to 8.0 GT/s and
  before entering Recovery.RcvrCfg at 8.0 GT/s (the Downstream Port did not direct an entry to
  Recovery.Equalization), it should set the Request Equalization and Quiesce Guarantee bits to 1b in the
  TS2 Ordered Sets sent at 8.0 GT/s in Recovery.RcvrCfg in order to request the Downstream Port to
  initiate the Link Equalization Procedure.
- Enter Recovery and advertise 8.0 GT/s Data Rate Identifiers with the speed\_change bit cleared to 0b. The Downstream Port may then later initiate a speed change to 8.0 GT/s and perform the Link Equalization Procedure, though there is no guarantee that it will do so.

The process for handling a request to advertise 16.0 GT/s (or 32.0 GT/s) Data Rate Identifier is similar to 8.0 GT/s Data Rate Identifier with 16.0 GT/s (or 32.0 GT/s) Data Rate Identifier substituting 8.0 GT/s Data Rate Identifier and 128b/130b EQ TS2s substituting EQ TSs.

An Upstream Port must set the Selectable De-emphasis bit (bit 6 of Symbol 4) of the TS1 Ordered Sets it transmits to match the desired de-emphasis level at 5.0 GT/s. The mechanism an Upstream Port may adopt to request a de-emphasis level if it chooses to do so is implementation specific. It must also be noted that since the Upstream Port's request may not reach the Downstream Port due to bit errors in the TS1 Ordered Sets, the Upstream Port may attempt to re-request the desired de-emphasis level in subsequent entries to Recovery state when speed change is requested. If the Downstream Port intends to use the Upstream Port's de-emphasis information in Recovery.RcvrCfg, then it must record the value of the Selectable De-emphasis bit received in this state.

The Transmit Margin field of the <u>Link Control 2 Register</u> is sampled on entry to this substate and becomes effective on the transmit package pins within 192 ns of entry to this substate and remains effective until a new value is sampled on a subsequent entry to this substate from L0, L0s, or L1.

- After activating any inactive Lane, the Transmitter must wait for its TX common mode to settle before exiting Electrical Idle and transmitting the TS1 Ordered Sets with the following exceptions.
- When exiting from the <u>L1.2</u> L1 PM Substate, common mode is permitted to be established passively during <u>L1.0</u>, and actively during Recovery. In order to ensure common mode has been established in <u>Recovery.RcvrLock</u>, the Downstream Port must maintain a timer, and the Downstream Port must not send TS2 training sequences until a minimum of T<sub>COMMONMODE</sub> has elapsed since the Downstream Port has started

transmitting TS1 training sequences and has detected electrical idle exit on any Lane of the configured Link. See Section 5.5.3.3.

- Implementations must note that the voltage levels may change after an early bit lock and Symbol or Block alignment since the new Transmit Margin field becomes effective within 192 ns after the other side enter Recovery.RcvrLock. The Receiver needs to reacquire bit lock and Symbol or Block alignment under those conditions.
  - a. Note: The <u>directed\_speed\_change</u> variable is set to 1b in <u>L0</u> or <u>L1</u> state for the side that is initiating a speed change. For the side that is not initiating a speed change, this bit is Set in this substate if the received TS Ordered Sets have the speed change bit Set. This bit is reset to 0b in the <u>Recovery.Speed</u> substate.
  - b. A device must accept all good TLPs and DLLPs it receives after entering this substate from <u>L0</u> prior to receiving the first TS Ordered Set. If operating with 128b/130b encoding, any received TLPs and DLLPs are subject to the framing rules for 128b/130b encoding in Section 4.2.2.3.
- Next state is Recovery.RcvrCfg if eight consecutive TS1 or TS2 Ordered Sets are received on all configured Lanes with the same Link and Lane numbers that match what is being transmitted on those same Lanes and the speed\_change bit is equal to the directed\_speed\_change variable and the EC field is 00b in all the consecutive TS1 Ordered Sets if the current data rate is 8.0 GT/s or higher.
  - If the Extended Synch bit is Set, the Transmitter must send a minimum of 1024 consecutive <u>TS1</u>
     Ordered Sets before transitioning to Recovery.RcvrCfg.
  - If this substate was entered from Recovery. Equalization, the Upstream Port must evaluate the
    equalization coefficients or preset received by all Lanes that receive eight TS1 Ordered Sets and note
    whether they are different from the final set of coefficients or preset that was accepted in Phase 2 of
    the equalization process. Note: Mismatches are reported in Recovery. RcvrCfg by setting the Request
    Equalization bit of TS2 Ordered Sets.
- Otherwise, after a 24 ms timeout:
  - Next state is Recovery.RcvrCfg if the following two conditions are true:
    - Eight consecutive <u>TS1</u> or <u>TS2</u> Ordered Sets are received on any configured Lane with the same Link and Lane numbers that match what is being transmitted on the same Lane and the speed\_change bit equal to 1b.
    - Either the current data rate of operation is greater than 2.5 GT/s; or 5.0 GT/s or greater data rate identifiers are set in both the transmitted <u>TS1</u> and the (eight consecutive) received <u>TS1</u> or TS2 Ordered Sets.
  - Else the next state is Recovery. Speed if the speed of operation has not changed to a mutually negotiated data rate since entering Recovery from L0 or L1 (i.e., changed\_speed\_recovery = 0b) and the current speed of operation is greater than 2.5 GT/s. The new data rate to operate after leaving Recovery. Speed will be at 2.5 GT/s. Note: This indicates that the Link was unable to operate at the current data rate (greater than 2.5 GT/s) and the Link will operate at the 2.5 GT/s data rate.
  - Else the next state is Recovery.Speed if the operating speed has been changed to a mutually negotiated data rate since entering Recovery from L0 or L1 (changed\_speed\_recovery = 1b; i.e., the arc to this substate has been taken from Recovery.Speed). The new data rate to operate after leaving Recovery.Speed is reverted back to the speed it was when Recovery was entered from L0 or L1.
    - Note: This indicates that the Link was unable to operate at the new negotiated data rate and will revert back to the old data rate with which it entered Recovery from L0 or L1.
  - Else the next state is <u>Configuration</u> and the <u>directed\_speed\_change</u> variable is reset to 0b if any of the configured Lanes that are receiving a <u>TS1</u> or <u>TS2</u> Ordered Set have received at least one <u>TS1</u> or <u>TS2</u> Ordered Set with Link and Lane numbers that match what is being transmitted on those same Lanes and the operating speed has not changed to a mutually negotiated data rate (i.e.,

<u>changed\_speed\_recovery</u> = 0b) since entering <u>Recovery</u> and at least one of the following conditions is true:

- The directed\_speed\_change variable is equal to 0b and the speed\_change bit on the received TS1 or TS2 Ordered Set is equal to 0b.
- The current data rate of operation is 2.5 GT/s and 2.5 GT/s data rate is the highest commonly advertised data rate among the transmitted <u>TS1 Ordered Sets</u> and the received <u>TS1</u> or TS2 Ordered Set(s).
- Otherwise, the next state is Detect.

# **IMPLEMENTATION NOTE**

# Example Showing Speed Change Algorithm Between 2.5 GT/s and 5.0 GT/s

Suppose a Link connects two greater than 5.0 GT/s capable components, A and B. The Link comes up to the L0 state in 2.5 GT/s data rate. Component A decides to change the speed to greater than 5.0 GT/s, sets the directed\_speed\_change variable to 1b and enters Recovery.RcvrLock from L0. Component A sends TS1 Ordered Sets with the speed\_change bit set to 1b and advertises the 2.5 GT/s, 5.0 GT/s, and 8.0 GT/s data rates. Component B sees the first TS1 in L0 state and enters Recovery.RcvrLock state. Initially, component B sends TS1s with the speed\_change set to 0b. Component B will start sending the speed\_change indication in its TS1 after it receives eight consecutive TS1 Ordered Sets from component A and advertises all of the data rates it can support. Component B will enter Recovery.RcvrCfg from where it will enter Recovery.Speed. Component A will wait for eight consecutive TS1/TS2 with speed\_change bit set from component B before moving to Recovery.RcvrCfg and on to Recovery. Speed. Both component A and component B enter Recovery. Speed and record 8.0 GT/s as the maximum speed they can operate with. The directed\_speed\_change variable will be reset to 0b when in Recovery.Speed. When they enter Recovery.RcvrLock from Recovery.Speed, they will operate at 8.0 GT/s and send TS1s with speed\_change set to 0b. If both sides work well at 8.0 GT/s, they will continue on to Recovery.RcvrCfg and enter L0 through Recovery. Idle at 8.0 GT/s. However, if component B fails to achieve Symbol lock, it will timeout in Recovery.RcvrLock and enters Recovery.Speed. Component A would have moved on to Recovery.RcvrCfg but would see the Electrical Idle after receiving TS1s at 8.0 GT/s after component B enters Recovery. Speed. This will cause component A to move to Recovery. Speed. After entering Recovery. Speed for the second time, both sides will revert back to the speed they operated with prior to entering the Recovery state (2.5 GT/s). Both sides will enter L0 from Recovery in 2.5 GT/s. Component A may initiate the directed\_speed\_change variable for a second time, requesting 8.0 GT/s data rate in its Data Rate Identifier, go through the same steps, fail to establish the 8.0 GT/s data rate and go back to L0 in 2.5 GT/s data rate. On the third attempt, however, component A may decide to only advertise 2.5 GT/s and 5.0 GT/s data rates and successfully establish the Link at 5.0 GT/s data rate and enter L0 at that speed. However, if either side entered Detect, that side should advertise all of the data rates it can support, since there may have been a hot plug event.

#### 4.2.6.4.2 Recovery. Equalization

Transmitter sends TS1 Ordered Sets on all configured Lanes using the same Link and Lane numbers that were set after leaving Configuration if this state was entered from Recovery.RcvrLock. If this state was entered from Loopback.Entry, Transmitter sends TS1 Ordered Sets on the Lane under test using the Link and Lane numbers defined in Loopback.Entry. If this state was entered from Loopback.Entry, the Lanes that are not under test must be treated as not configured for the duration of Recovery.Equalization and must not be included in the equalization procedure. The Lanes that are not under test must have their Transmitter preset values set to P4. The sole purpose of the lanes that are not under test is to create the noise that is needed in Loopback.Active.

#### 4.2.6.4.2.1 Downstream Lanes

Upon entry to this substate:

- · Current phase is Phase 1
  - If the data rate of operation is 8.0 GT/s:
    - The Equalization 8.0 GT/s Phase 1 Successful, Equalization 8.0 GT/s Phase 2 Successful, Equalization 8.0 GT/s Phase 3 Successful, Link Equalization Request 8.0 GT/s, and Equalization 8.0 GT/s Complete bits of the Link Status 2 Register and the Perform Equalization bit of the Link Control 3 Register are all set to 0b
    - The equalization\_done\_8GT\_data\_rate variable is set to 1b
  - If the data rate of operation is 16.0 GT/s:
    - The Equalization 16.0 GT/s Phase 1 Successful, Equalization 16.0 GT/s Phase 2 Successful, Equalization 16.0 GT/s Phase 3 Successful, Link Equalization Request 16.0 GT/s, and Equalization 16.0 GT/s Complete bits of the 16.0 GT/s Status Register and the Perform Equalization bit of the Link Control 3 Register are all set to 0b
    - The equalization\_done\_16GT\_data\_rate variable is set to 1b
  - If the data rate of operation is 32.0 GT/s:
    - The Equalization 32.0 GT/s Phase 1 Successful, Equalization 32.0 GT/s Phase 2 Successful, Equalization 32.0 GT/s Phase 3 Successful, Link Equalization Request 32.0 GT/s, and Equalization 32.0 GT/s Complete bits of the 32.0 GT/s Status Register and the Perform Equalization bit of the Link Control 3 Register are all set to 0b
    - The equalization\_done\_32GT\_data\_rate variable is set to 1b
- The start\_equalization\_w\_preset variable is set to 0b

#### 4.2.6.4.2.1.1 Phase 1 of Transmitter Equalization

- Transmitter sends TS1 Ordered Sets using the Transmitter preset settings for the current data rate of operation.
   In the TS1 Ordered Sets, the EC field is set to 01b, the Transmitter Preset bits of each Lane is set to the value of its corresponding Transmitter preset setting for the current data rate, the FS, LF, and the Post-cursor Coefficient fields are set to values corresponding to the Lane's Transmitter Preset bits. The Transmitter preset settings, for each configured Lane, must be chosen as follows:
  - 1. If Recovery. Equalization was entered from Loopback. Entry:
    - If EQ TS1 Ordered Sets directed the device from Configuration.Linkwidth.Start to Loopback.Entry, the Transmitter preset value specified in the Preset field of the EQ TS1 Ordered Sets must be used by the Lane under test.
    - If standard TS1 Ordered Sets directed the device from Configuration.Linkwidth.Start to Loopback.Entry, an implementation specific method must be used to choose a supported Transmitter Preset value for use.
  - 2. Else, if eight consecutive 128b/130b EQ TS2 Ordered Sets were received with supported Transmitter preset values in the most recent transition through Recovery.RcvrCfg and the current data rate of operation is 16.0 GT/s or higher, the Transmitter preset value requested in the 128b/130b EQ TS2 Ordered Sets must be used.
  - 3. Else, if eight consecutive EQ TS2 Ordered Sets were received with supported Transmitter preset values in the most recent transition through Recovery.RcvrCfg, the current data rate of operation is

- 32.0 GT/s, and equalization bypass to 32.0 GT/s is being performed, the Transmitter preset value requested in the EQ TS2 Ordered Sets must be used.
- 4. Else, if the Transmitter preset setting specified by the Downstream Port 8.0 GT/s Transmitter Preset field of the Lane Equalization Control Register Entry (for operation at the 8.0 GT/s data rate) or the Downstream Port 16.0 GT/s Transmitter Preset field of the 16.0 GT/s Lane Equalization Control Register Entry (for operation at the 16.0 GT/s data rate) or the Downstream Port 32.0 GT/s Transmitter Preset field of the 32.0 GT/s Lane Equalization Control Register Entry (for operation at the 32.0 GT/s data rate) is a supported value and is not a Reserved value, it must be used.
- 5. Else, use an implementation specific method to choose a supported Transmitter preset setting for use.
- The Downstream Port is permitted to wait for up to 500 ns after entering Phase 1 before evaluating received information for TS1 Ordered Sets if it needs the time to stabilize its Receiver logic.
- Next phase is Phase 2 if all configured Lanes receive two consecutive <u>TS1 Ordered Sets</u> with EC=01b and the Downstream Port wants to execute Phase 2 and Phase 3.
  - The Receiver must complete its bit lock process and then recognize Ordered Sets within 2 ms after receiving the first bit of the first valid Ordered Set on its Receiver pin.
  - If the data rate is 8.0 GT/s, the <u>Equalization 8.0 GT/s Phase 1 Successful</u> bit of the <u>Link Status 2</u> Register is set to 1b.
  - If the data rate is 16.0 GT/s, the <u>Equalization 16.0 GT/s Phase 1 Successful</u> bit of the <u>16.0 GT/s Status</u> Register is set to 1b.
  - If the data rate is 32.0 GT/s and perform\_equalization\_for\_loopback is 0b, the Equalization 32.0 GT/s Phase 1 Successful bit of the 32.0 GT/s Status Register is set to 1b.
  - The LF and FS values received in the two consecutive TS1 Ordered Sets must be stored for use during Phase 3, if the Downstream Port wants to adjust the Upstream Port's Transmitter coefficients.
- Next state is Recovery.RcvrLock if all configured Lanes receive two consecutive TS1 Ordered Sets with EC=01b, perform\_equalization\_for\_loopback is 0b and the Downstream Port does not want to execute Phase 2 and Phase 3.
  - If the data rate is 8.0 GT/s, The Equalization 8.0 GT/s Phase 1 Successful, Equalization 8.0 GT/s Phase 2
     Successful, Equalization 8.0 GT/s Phase 3 Successful, and Equalization 8.0 GT/s Complete bits of the Link Status 2 Register are set to 1b.
  - If the data rate is 16.0 GT/s, The Equalization 16.0 GT/s Phase 1 Successful, Equalization 16.0 GT/s
     Phase 2 Successful, Equalization 16.0 GT/s Phase 3 Successful, and Equalization 16.0 GT/s Complete
     bits of the 16.0 GT/s Status Register are set to 1b.
  - If the data rate is 32.0 GT/s, The Equalization 32.0 GT/s Phase 1 Successful, Equalization 32.0 GT/s
     Phase 2 Successful, Equalization 32.0 GT/s Phase 3 Successful, and Equalization 32.0 GT/s Complete bits of the 32.0 GT/s Status Register are set to 1b.
  - Note: A transition to <u>Recovery.RcvrLock</u> might be used in the case where the Downstream Port determines that Phase 2 and Phase 3 are not needed based on the platform and channel characteristics.
- Next state is <u>Loopback.Entry</u> if <u>perform\_equalization\_for\_loopback</u> is 1b and one of the following conditions is satisfied:
  - a. The Lane under test receives two consecutive <u>TS1 Ordered Sets</u> with EC=01b and the Downstream Port does not want to execute Phase 2 and Phase 3.
  - b. A 24 ms timeout.
- Else, next state is Recovery. Speed after a 24 ms timeout if perform\_equalization\_for\_loopback is 0b.
  - successful\_speed\_negotiation is set to 0b

- If the data rate is 8.0 GT/s, the Equalization 8.0 GT/s Complete bit of the <u>Link Status 2 Register</u> is set to 1b.
- If the data rate is 16.0 GT/s, the Equalization 16.0 GT/s Complete bit of the 16.0 GT/s Status Register is set to 1b.
- If the data rate is 32.0 GT/s, the Equalization 32.0 GT/s Complete bit of the 32.0 GT/s Status Register is set to 1b.

# 4.2.6.4.2.1.2 Phase 2 of Transmitter Equalization

- Transmitter sends <u>TS1 Ordered Sets</u> with EC = 10b and the coefficient settings, set on each Lane independently, as follows:
  - If two consecutive <u>TS1 Ordered Sets</u> with EC=10b have been received since entering Phase 2, or two consecutive <u>TS1 Ordered Sets</u> with EC=10b and a preset or set of coefficients (as specified by the <u>Use</u> Preset bit) different than the last two consecutive <u>TS1 Ordered Sets</u> with EC=10b:
    - If the preset or coefficients requested in the most recent two consecutive <u>TS1 Ordered Sets</u> are legal and supported (see Section 4.2.3):
      - Change the transmitter settings to the requested preset or coefficients such that the new settings are effective at the Transmitter pins within 500 ns of when the end of the second TS1 Ordered Set requesting the new setting was received at the Receiver pin. The change of Transmitter settings must not cause any illegal voltage level or parameter at the Transmitter pin for more than 1 ns.
      - In the transmitted TS1 Ordered Sets, the <u>Transmitter Preset</u> bits are set to the requested preset (for a preset request), the <u>Pre-cursor</u>, Cursor, and Post-cursor Coefficient fields are set to the Transmitter settings (for a preset or a coefficients request), and the Reject Coefficient Values bit bit is Clear.
    - Else (the requested preset or coefficients are illegal or unsupported): Do not change the Transmitter settings used, but reflect the requested preset or coefficient values in the transmitted TS1 Ordered Sets and set the Reject Coefficient Values bit bit to 1b.
  - Else: the preset and coefficients currently being used by the Transmitter.
- Next phase is Phase 3 if all configured Lanes receive two consecutive TS1 Ordered Sets with EC=11b.
  - If the data rate is 8.0 GT/s, the <u>Equalization 8.0 GT/s Phase 2 Successful</u> bit of the <u>Link Status 2</u> Register is set to 1b.
  - If the data rate is 16.0 GT/s, the Equalization 16.0 GT/s Phase 2 Successful bit of the 16.0 GT/s Status Register is set to 1b.
  - If the data rate is 32.0 GT/s and perform\_equalization\_for\_loopback is 0b, the Equalization 32.0 GT/s Phase 2 Successful bit of the 32.0 GT/s Status Register is set to 1b.
- Next state is Loopback.Entry after a 32 ms timeout with a tolerance of -0 ms and +4 ms if perform\_equalization\_for\_loopback is 1b.
- Else, next state is Recovery. Speed after a 32 ms timeout with a tolerance of -0 ms and +4 ms
  - successful\_speed\_negotiation is set to 0b.
  - If the data rate is 8.0 GT/s, The Equalization 8.0 GT/s Complete bit of the <u>Link Status 2 Register</u> is set to 1b.
  - If the data rate is 16.0 GT/s, The Equalization 16.0 GT/s Complete bit of the 16.0 GT/s Status Register is set to 1b.

• If the data rate is 32.0 GT/s, The Equalization 32.0 GT/s Complete bit of the 32.0 GT/s Status Register is set to 1b.

## 4.2.6.4.2.1.3 Phase 3 of Transmitter Equalization

- Transmitter sends TS1 Ordered Sets with EC = 11b
- The Port must evaluate and arrive at the optimal settings independently on each Lane. When <a href="mailto:perform\_equalization\_for\_loopback">perform\_equalization\_for\_loopback</a> is 1b, the equalization procedure is only performed on the Lane under test. To evaluate a new preset or coefficient setting that is legal, as per the rules in Section 4.2.3 and Chapter 8:
  - Request a new preset by setting the <u>Transmitter Preset</u> bits to the desired value and set the <u>Use Preset</u> bit to 1b. Or, request a new set of coefficients by setting the Pre-cursor, Cursor, and Post-Cursor Coefficient fields to the desired values and set the <u>Use Preset</u> bit to 0b. Once a request is made, it must be continuously requested for at least 1 μs or until the evaluation of the request is completed, whichever is later.
  - Wait for the required time (500 ns plus the roundtrip delay including the logic delays through the Downstream Port) to ensure that, if accepted, the Upstream Port is transmitting using the requested settings. Obtain Block Alignment and then evaluate the incoming Ordered Sets. Note: The Downstream Port may simply ignore anything it receives during this waiting period as the incoming bit stream may be illegal during the transition to the requested settings. Hence the requirement to validate Block Alignment after this waiting period. If Block Alignment cannot be obtained after an implementation specific amount of time (in addition to the required waiting period specified above) it is recommended to proceed to perform receiver evaluation on the incoming bit stream regardless.
  - If two consecutive <u>TS1</u> Ordered <u>Sets</u> are received with the <u>Transmitter Preset</u> bits (for a preset request) or the <u>Pre-cursor</u>, <u>Cursor</u>, and <u>Post-Cursor</u> fields (for a coefficients request) identical to what was requested and the <u>Reject Coefficient Values bit</u> is Clear, then the requested setting was accepted and, depending on the results of receiver evaluation, can be considered as a candidate final setting.
  - If two consecutive <u>TS1</u> Ordered Sets are received with the <u>Transmitter Preset</u> bits (for a preset request) or the Pre-cursor, Cursor, and Post-Cursor fields (for a coefficients request) identical to what was requested and the <u>Reject Coefficient Values bit</u> is Set, then the requested setting was rejected and must not be considered as a candidate final setting.
  - If, after an implementation specific amount of time following the start of receiver evaluation, no
    consecutive TS1s with the <u>Transmitter Preset</u> bits (for a preset request) or the Pre-Cursor, Cursor, and
    Post-Cursor fields (for a coefficients request) identical to what was requested are received, then the
    requested setting must not be considered as a candidate final setting.
  - The Downstream Port is responsible for setting the Reset EIEOS Interval Count bit in the <u>TS1 Ordered</u>
     Sets it transmits according to its evaluation criteria and requirements. The <u>Use Preset</u> bit of the received TS1 Ordered Sets must not be used to determine whether a request is accepted or rejected.

# **IMPLEMENTATION NOTE**

# Reset EIEOS and Coefficient/Preset Requests

A Port may set Reset EIEOS Interval Count to 1b when it wants a longer PRBS pattern and subsequently clear it when it needs to obtain Block Alignment.

All <u>TS1</u> Ordered <u>Sets</u> transmitted in this Phase are requests. The first request maybe a new preset or a new coefficient request or a request to maintain the current link partner transmitter settings by reflecting the settings received in the two consecutive <u>TS1</u> Ordered Sets with EC=11b that cause the transition to Phase 3.

- The total amount of time spent per preset or coefficients request from transmission of the request to the completion of the evaluation must be less than 2 ms. Implementations that need a longer evaluation time at the final stage of optimization may continue requesting the same preset or coefficient setting beyond the 2 ms limit but must adhere to the 24 ms timeout in this Phase and must not take this exception more than two times. If the requester is unable to receive Ordered Sets within the timeout period, it may assume that the requested setting does not work in that Lane.
- All new preset or coefficient settings must be presented on all configured Lanes simultaneously. Any
  given Lane is permitted to continue to transmit the current preset or coefficients as its new value if it
  does not want to change the setting at that time.
- Next state is Loopback.Entry if the data rate of operation is 32.0 GT/s, perform\_equalization\_for\_loopback is 1b and one of the following conditions is satisfied:
  - a. The Lane under test is operating at its optimal setting and all Lanes receive two consecutive <u>TS1</u> Ordered Sets with the Retimer Equalization Extend bit set to 0b are received.
  - b. A 24 ms timeout with a tolerance of -0 ms and +2 ms.
- Next state is Recovery.RcvrLock if perform\_equalization\_for\_loopback is 0b, all configured Lanes are operating at their optimal setting and either the data rate of operation is 8.0 GT/s or all Lanes receive two consecutive TS1 Ordered Sets with the Retimer Equalization Extend bit set to 0b.
  - If the data rate of operation is 8.0 GT/s: The Equalization 8.0 GT/s Phase 3 Successful and Equalization 8.0 GT/s Complete bits of the Link Status 2 Register are set to 1b.
  - If the data rate of operation is 16.0 GT/s: The Equalization 16.0 GT/s Phase 3 Successful and Equalization 16.0 GT/s Complete bits of the 16.0 GT/s Status Register are set to 1b.
  - If the data rate of operation is 32.0 GT/s: The Equalization 32.0 GT/s Phase 3 Successful and Equalization 32.0 GT/s Complete bits of the 32.0 GT/s Status Register are set to 1b.
- Else, next state is Recovery. Speed after a timeout of 24 ms with a tolerance of -0 ms and +2 ms
  - successful\_speed\_negotiation is set to 0b
  - If the data rate of operation is 8.0 GT/s: The Equalization 8.0 GT/s Complete bit of the Link Status 2 Register is set to 1b.
  - $\circ$  If the data rate of operation is 16.0 GT/s: The Equalization 16.0 GT/s Complete bit of the  $\underline{16.0 \text{ GT/s}}$  Status Register is set to 1b.
  - If the data rate of operation is 32.0 GT/s: The <u>Equalization 32.0 GT/s Complete</u> bit of the <u>32.0 GT/s Status Register</u> is set to 1b.

#### **4.2.6.4.2.2 Upstream Lanes**

Upon entry to this substate:

- · Current phase is Phase 0
  - If the data rate of operation is 8.0 GT/s:
    - The Equalization 8.0 GT/s Phase 1 Successful, Equalization 8.0 GT/s Phase 2 Successful, Equalization 8.0 GT/s Phase 3 Successful, Link Equalization Request 8.0 GT/s, and Equalization 8.0 GT/s Complete bits of the Link Status 2 Register are all set to 0b
    - The equalization\_done\_8GT\_data\_rate variable is set to 1b
  - If the data rate of operation is 16.0 GT/s:
    - The Equalization 16.0 GT/s Phase 1 Successful, Equalization 16.0 GT/s Phase 2 Successful, Equalization 16.0 GT/s Phase 3 Successful, Link Equalization Request 16.0 GT/s, and Equalization 16.0 GT/s Complete bits of the 16.0 GT/s Status Register are all set to 0b
    - The equalization\_done\_16GT\_data\_rate variable is set to 1b
  - If the data rate of operation is 32.0 GT/s:
    - The Equalization 32.0 GT/s Phase 1 Successful, Equalization 32.0 GT/s Phase 2 Successful, Equalization 32.0 GT/s Phase 3 Successful, Link Equalization Request 32.0 GT/s, and Equalization 32.0 GT/s Complete bits of the 32.0 GT/s Status Register are all set to 0b
    - The equalization\_done\_32GT\_data\_rate variable is set to 1b
- The start\_equalization\_w\_preset variable is set to 0b.

# 4.2.6.4.2.2.1 Phase 0 of Transmitter Equalization

- If Recovery.Equalization was entered from Loopback.Entry, transmitter sends TS1 Ordered Sets with the EC field set to 00b, the Transmitter Preset bits of the Lane is set to the value being used, and the Pre-cursor Coefficient, Cursor Coefficient, and Post-cursor Coefficient fields set to values corresponding to the Transmitter Preset bits. The Transmitter preset settings for the Lane under test must be chosen as follows:
  - If EQ TS1 Ordered Sets directed the device from Configuration.Linkwidth.Start to Loopback.Entry, the Transmitter preset value specified in the Preset field of the EQ TS1 Ordered Sets must be used.
  - If standard TS1 Ordered Sets directed the device from Configuration.Linkwidth.Start to Loopback.Entry, an implementation specific method must be used to choose a supported Transmitter preset value for use.
- If the current data rate of operation is 8.0 GT/s, transmitter sends <u>TS1 Ordered Sets</u> using the Transmitter settings specified by the <u>Transmitter Preset</u> bits received in the <u>EQ TS2 Ordered Sets</u> during the most recent transition to 8.0 GT/s data rate from 2.5 GT/s or 5.0 GT/s data rate.

If the current data rate of operation is 16.0 GT/s, transmitter sends <u>TS1 Ordered Sets</u> using the 16.0 GT/s Transmitter settings specified by the <u>Transmitter Preset</u> bits received in the 128b/130b EQ <u>TS2 Ordered Sets</u> during the most recent transition to 16.0 GT/s data rate from 8.0 GT/s data rate.

If the current data rate of operation is 32.0 GT/s and perform\_equalization\_for\_loopback is 0b, transmitter sends TS1 Ordered Sets using the 32.0 GT/s Transmitter settings specified by the Transmitter Preset bits received in the appropriate TS2 Ordered Sets during the most recent transition to the 32.0 GT/s data rate (EQ TS2 if equalization bypass was negotiated, 128b/130b EQ TS2 Ordered Sets if the most recent transition to the 32.0 GT/s data rate was from the 16.0 GT/s data rate).

Lanes that received a Reserved or unsupported Transmitter preset value must use an implementation specific method to choose a supported Transmitter Preset for use. Any reference to Transmitter Preset bits received in EQ TS2 Ordered Sets or 16.0 GT/s or higher data rate Transmitter Preset bits in 128b/130b EQ TS2 Ordered Sets (depending on the Data Rate) for the remainder of the Recovery. Equalization state is in reference to the presets determined above. In the TS1 Ordered Sets, the EC field is set to 00b, the Transmitter Preset bits of each Lane is set to the value it received in the Transmitter Preset bits of EQ TS2 Ordered Sets or 16.0 GT/s or higher data rate Transmitter Preset bits of 128b/130b EQ TS2 Ordered Sets, and the Pre-cursor Coefficient, Cursor Coefficient, and Post-cursor Coefficient fields are set to values corresponding to the Transmitter Preset bits.

- Lanes that received a Reserved or unsupported Transmitter Preset in the EQ TS2 Ordered Sets or 128b/130b EQ TS2 Ordered Sets (depending on the Data Rate): In the TS1 Ordered Sets, the Transmitter Preset bits are set to the received Transmitter Preset, the Reject Coefficient Values bit is Set and the Coefficient fields are set to values corresponding to the implementation-specific Transmitter Preset chosen by the Lane.
- Lanes that did not receive EQ TS2 Ordered Sets or 128b/130b EQ TS2 Ordered Sets (depending on the Data Rate): In the TS1 Ordered Sets, the Transmitter Preset bits are set to the implementation-specific Transmitter Preset chosen by the Lane, the Reject Coefficient Values bit bit is Clear, and the Coefficient fields are set to values corresponding to the same implementation-specific Transmitter Preset chosen by the Lane and advertised in the Transmitter Preset bits.
- The Upstream Port is permitted to wait for up to 500 ns after entering Phase 0 before evaluating receiver information for TS1 Ordered Sets if it needs the time to stabilize its Receiver logic.
- Next phase is Phase 1 if all the configured Lanes receive two consecutive TS1 Ordered Sets with EC=01b.
  - The Receiver must complete its bit lock process and then recognize Ordered Sets within 2 ms after receiving the first bit of the first valid Ordered Set on its Receiver pin.
  - The LF and FS values received in the two consecutive TS1 Ordered Sets must be stored for use during Phase 2 if the Upstream Port wants to adjust the Downstream Port's Transmitter coefficients.
- Next state is Loopback.Entry after a 12 ms timeout if perform\_equalization\_for\_loopback is 1b.
- Else, next state is Recovery. Speed after a 12 ms timeout.
  - successful\_speed\_negotiation is set to 0b
  - If the data rate is 8.0 GT/s, the Equalization 8.0 GT/s Complete bit of the <u>Link Status 2 Register</u> is set to 1b.
  - If the data rate is 16.0 GT/s, the Equalization 16.0 GT/s Complete bit of the 16.0 GT/s Status Register is set to 1b.
  - If the data rate is 32.0 GT/s, the <u>Equalization 32.0 GT/s Complete</u> bit of the <u>32.0 GT/s Status Register</u> is set to 1b.

# 4.2.6.4.2.2.2 Phase 1 of Transmitter Equalization

- Transmitter sends <u>TS1</u> Ordered <u>Sets</u> using the Transmitter settings determined in Phase 0. In the <u>TS1</u> Ordered <u>Sets</u>, the EC field is set to 01b, and the FS, LF, and Post-cursor Coefficient fields of each Lane are set to values corresponding to the Lane's current Transmitter settings.
- Next phase is Phase 2 if all configured Lanes receive two consecutive TS1 Ordered Sets with EC=10b
  - If the data rate is 8.0 GT/s, the <u>Equalization 8.0 GT/s Phase 1 Successful</u> bit of the <u>Link Status 2</u> Register are set to 1b.

<sup>70.</sup> An earlier version of this specification permitted the Reject Coefficient Values bit bit to be clear for this case. This is not recommended, but is permitted.

<sup>71.</sup> An earlier version of this specification permitted the <u>Transmitter Preset</u> bits to be undefined and the <u>Reject Coefficient Values bit</u> to be clear for this case. This is not recommended, but is permitted

- If the data rate is 16.0 GT/s, the Equalization 16.0 GT/s Phase 1 Successful bit of the 16.0 GT/s Status Register is set to 1b.
- If the data rate is 32.0 GT/s and perform\_equalization\_for\_loopback is 0b, the Equalization 32.0 GT/s Phase 1 Successful bit of the 32.0 GT/s Status Register is set to 1b.
- Next state is <u>Loopback.Entry</u> if <u>perform\_equalization\_for\_loopback</u> is 1b and one of the following conditions is satisfied:
  - a. The Lane under test receives eight consecutive TS1 Ordered Sets with EC=00b.
  - b. A 12 ms timeout.
- Next state is Recovery.RcvrLock if all configured Lanes receive eight consecutive <u>TS1 Ordered Sets</u> with EC=00b and perform\_equalization\_for\_loopback is 0b.
  - If the data rate is 8.0 GT/s, the <u>Equalization 8.0 GT/s Phase 1 Successful</u> and Equalization 8.0 GT/s Complete bits of the Link Status 2 Register are set to 1b
  - If the data rate is 16.0 GT/s, the Equalization 16.0 GT/s Phase 1 Successful and Equalization 16.0 GT/s Complete bits of the 16.0 GT/s Status Register are set to 1b.
  - If the data rate is 32.0 GT/s, the Equalization 32.0 GT/s Phase 1 Successful and Equalization 32.0 GT/s Complete bits of the 32.0 GT/s Status Register are set to 1b.
- Else, next state is Recovery. Speed after a 12 ms timeout if perform\_equalization\_for\_loopback is 0b
  - successful\_speed\_negotiation is set to 0b
  - If the data rate is 8.0 GT/s, the Equalization 8.0 GT/s Complete bit of the Link Status 2 Register for the current data rate of operation is set to 1b.
  - If the data rate is 16.0 GT/s, the <u>Equalization 16.0 GT/s Complete</u> bit of the <u>16.0 GT/s Status Register</u> is set to 1b.
  - If the data rate is 32.0 GT/s, the <u>Equalization 32.0 GT/s Complete</u> bit of the <u>32.0 GT/s Status Register</u> is set to 1b.

## 4.2.6.4.2.3 Phase 2 of Transmitter Equalization

- Transmitter sends TS1 Ordered Sets with EC = 10b
- The Port must evaluate and arrive at the optimal settings independently on each Lane. When
   <u>perform\_equalization\_for\_loopback</u> is 1b, the equalization procedure is only performed on the Lane under
   test. To evaluate a new preset or coefficient setting that is legal, as per the rules in Section 4.2.3 and Chapter 8:
  - Request a new preset by setting the <u>Transmitter Preset</u> bits to the desired value and set the <u>Use Preset</u> bit to 1b. Or, request a new set of coefficients by setting the Pre-cursor, Cursor, and Post-cursor Coefficient fields to the desired values and set the <u>Use Preset</u> bit to 0b. Once a request is made, it must be continuously requested for at least 1 μs or until the evaluation of the request is completed, whichever is later.
  - Wait for the required time (500 ns plus the roundtrip delay including the logic delays through the Upstream Port) to ensure that, if accepted, the Downstream Port is transmitting using the requested settings. Obtain Block Alignment and then evaluate the incoming Ordered Sets. Note: The Upstream Port may simply ignore anything it receives during this waiting period as the incoming bit stream may be illegal during the transition to the requested settings. Hence the requirement to validate Block Alignment after this waiting period. If Block Alignment cannot be obtained after an implementation specific amount of time (in addition to the required waiting period specified above) it is recommended to proceed to perform receiver evaluation on the incoming bit stream regardless.

- If two consecutive TS1 Ordered Sets are received with the Transmitter Preset bits (for a preset request) or the Pre-cursor, Cursor, and Post-Cursor fields (for a coefficients request) identical to what was requested and the Reject Coefficient Values bit bit is Clear, then the requested setting was accepted and and, depending on the results of receiver evaluation, can be considered as a candidate final setting..
- If two consecutive <u>TS1</u> Ordered Sets are received with the <u>Transmitter Preset</u> bits (for a preset request) or the Pre-Cursor, Cursor, and Post-Cursor fields (for a coefficients request) identical to what was requested and the Reject Coefficient Values bit bit is Set, then the requested setting was rejected and must not be considered as a candidate final setting.
- If, after an implementation specific amount of time following the start of receiver evaluation, no consecutive TS1s with the <u>Transmitter Preset</u> bits (for a preset request) or the Pre-Cursor, Cursor, and Post-Cursor fields (for a coefficients request) identical to what was requested are received, then the requested setting must not be considered as a candidate final setting.
- The Upstream Port is responsible for setting the Reset EIEOS Interval Count bit in the TS1 Ordered
   Sets it transmits according to its evaluation criteria and requirements. The Use Preset bit of the received TS1 Ordered Sets must not be used to determine whether a request is accepted or rejected.

# **IMPLEMENTATION NOTE**

# Reset EIEOS and Coefficient/Preset Requests

A Port may set Reset EIEOS Interval Count to 1b when it wants a longer PRBS pattern and subsequently clear it when it needs to obtain Block Alignment.

All <u>TS1</u> Ordered Sets transmitted in this Phase are requests. The first request maybe a new preset or a new coefficient request or a request to maintain the current link partner transmitter settings by reflecting the settings received in the two consecutive <u>TS1</u> Ordered Sets with EC=10b that cause the transition to Phase 2.

- The total amount of time spent per preset or coefficients request from transmission of the request to the completion of the evaluation must be less than 2 ms. Implementations that need a longer evaluation time at the final stage of optimization may continue requesting the same setting beyond the 2 ms limit but must adhere to the 24 ms timeout in this Phase and must not take this exception more than two times. If the requester is unable to receive Ordered Sets within the timeout period, it may assume that the requested setting does not work in that Lane.
- All new preset or coefficient settings must be presented on all configured Lanes simultaneously. Any
  given Lane is permitted to continue to transmit the current preset or coefficients as its new value if it
  does not want to change the setting at that time.
- If perform\_equalization\_for\_loopback is 1b and the Lane under test is operating at its optimal setting and two consecutive TS1 Ordered Sets with the Retimer Equalization Extend bit set to 0b are received, next phase is Phase 3.
- If perform\_equalization\_for\_loopback is 0b and all configured Lanes are operating at their optimal settings and either the the data rate of operation is 8.0 GT/s or all Lanes receive two consecutive TS1 Ordered Sets with the Retimer Equalization Extend bit set to 0b, next phase is Phase 3
  - If the data rate of operation is 8.0 GT/s: The <u>Equalization 8.0 GT/s Phase 2 Successful</u> bit of the <u>Link</u> Status 2 Register are set to 1b.
  - If the data rate of operation is 16.0 GT/s: The Equalization 16.0 GT/s Phase 2 Successful bit of the 16.0 GT/s Status Register is set to 1b.

- If the data rate of operation is 32.0 GT/s: The Equalization 32.0 GT/s Phase 2 Successful bit of the 32.0 GT/s Status Register is set to 1b.
- Next state is <u>Loopback.Entry</u> after a timeout of 24 ms with a tolerance of -0 ms and +2 ms if perform\_equalization\_for\_loopback is 1b.
- Else, next state is Recovery. Speed after a timeout of 24 ms with a tolerance of -0 ms and +2 ms
  - successful\_speed\_negotiation is set to 0b
  - If the data rate of operation is 8.0 GT/s: The Equalization 8.0 GT/s Complete bit of the Link Status 2 Register is set to 1b.
  - If the data rate of operation is 16.0 GT/s: The Equalization 16.0 GT/s Complete bit of the 16.0 GT/s Status Register is set to 1b.
  - If the data rate of operation is 32.0 GT/s: The <u>Equalization 32.0 GT/s Complete</u> bit of the <u>32.0 GT/s</u> Status Register is set to 1b

## 4.2.6.4.2.2.4 Phase 3 of Transmitter Equalization

- Transmitter sends TS1 Ordered Sets with EC = 11b and the coefficient settings, set on each configured Lane independently, as follows:
  - If two consecutive TS1 Ordered Sets with EC=11b have been received since entering Phase 3, or two
    consecutive TS1 Ordered Sets with EC=11b and a preset or set of coefficients (as specified by the Use
    Preset bit) different than the last two consecutive TS1 Ordered Sets with EC=11b:
    - If the preset or coefficients requested in the most recent two consecutive TS Ordered Sets are legal and supported (see Section 4.2.3 and Chapter 8):
      - Change the transmitter settings to the requested preset or coefficients such that
        the new settings are effective at the Transmitter pins within 500 ns of when the
        end of the second TS1 Ordered Set requesting the new setting was received at the
        Receiver pin. The change of Transmitter settings must not cause any illegal
        voltage level or parameter at the Transmitter pin for more than 1 ns.
      - In the transmitted TS1 Ordered Sets, the <u>Transmitter Preset</u> bits are set to the requested preset (for a preset request), the <u>Pre-cursor</u>, Cursor, and Post-cursor Coefficient fields are set to the Transmitter settings (for a preset or a coefficients request), and the Reject Coefficient Values bit bit is Clear.
    - Else (the requested preset or coefficients are illegal or unsupported): Do not change the Transmitter settings used, but reflect the requested preset or coefficient values in the transmitted TS1 Ordered Sets and set the Reject Coefficient Values bit bit to 1b.
  - Else: the preset and coefficients currently being used by the Transmitter.
    - The Transmitter preset value initially transmitted on entry to Phase 3 can be the Transmitter preset value transmitted in Phase 0 for the same Data Rate or the Transmitter preset setting currently being used by the Transmitter.
- Next state is <u>Loopback.Entry</u> if <u>perform\_equalization\_for\_loopback</u> is 1b and one of the following conditions is satisfied:
  - a. The Lane under test receives two consective TS1 Ordered Sets with EC=00b.
  - b. A timeout of 32 ms with a tolerance of -0 ms and +4 ms.
- Next state is Recovery.RcvrLock if all configured Lanes receive two consecutive TS1 Ordered Sets with EC=00b.
  - If the data rate is 8.0 GT/s, the Equalization 8.0 GT/s Phase 3 Successful and Equalization 8.0 GT/s Complete bits of the Link Status 2 Register are set to 1b.

- If the data rate is 16.0 GT/s, the Equalization 16.0 GT/s Phase 3 Successful and Equalization 16.0 GT/s Complete bits of the 16.0 GT/s Status Register are set to 1b.
- If the data rate is 32.0 GT/s, the Equalization 32.0 GT/s Phase 3 Successful and Equalization 32.0 GT/s Complete bits of the 32.0 GT/s Status Register are set to 1b.
- Else, next state is Recovery. Speed after a timeout of 32 ms with a tolerance of -0 ms and +4 ms
  - successful\_speed\_negotiation is set to 0b
  - If the data rate is 8.0 GT/s, the Equalization 8.0 GT/s Complete bit of the <u>Link Status 2 Register</u> is set to 1b.
  - If the data rate is 16.0 GT/s, the Equalization 16.0 GT/s Complete bit of the 16.0 GT/s Status Register is set to 1b.
  - If the data rate is 32.0 GT/s, the <u>Equalization 32.0 GT/s Complete</u> bit of the <u>32.0 GT/s Status Register</u> is set to 1b.

## 4.2.6.4.3 Recovery. Speed

• The Transmitter enters Electrical Idle and stays there until the Receiver Lanes have entered Electrical Idle, and then additionally remains there for at least 800 ns on a successful speed negotiation (i.e., successful\_speed\_negotiation = 1b) or at least 6 µs on an unsuccessful speed negotiation (i.e., successful\_speed\_negotiation = 0b), but stays there no longer than an additional 1 ms. The frequency of operation is permitted to be changed to the new data rate only after the Receiver Lanes have entered Electrical Idle. If the negotiated data rate is 5.0 GT/s, and if operating in full swing mode, -6 dB de-emphasis level must be selected for operation if the select\_deemphasis variable is 0b and -3.5 dB de-emphasis level must be selected for operation if the select\_deemphasis variable is 1b. Note that if the link is already operating at the highest data rate supported by both Ports, Recovery. Speed is executed but the data rate is not changed.

An EIOSQ must be sent prior to entering Electrical Idle.

The DC common mode voltage is not required to be within specification.

An Electrical Idle condition exists on the Lanes if an EIOS is received on any of the configured Lanes or Electrical Idle is detected/inferred as described in Section 4.2.4.4.

- On entry to this substate following a successful speed negotiation (i.e., successful\_speed\_negotiation = 1b), an Electrical Idle condition may be inferred on the Receiver Lanes if a TS1 or TS2 Ordered Set has not been received in any configured Lane in a time interval specified in Table 4-16. (This covers the case where the Link is operational and both sides have successfully received TS Ordered Sets. Hence, a lack of a TS1 or TS2 Ordered Set in the specified interval can be interpreted as entry to Electrical Idle.)
- Else on entry to this substate following an unsuccessful speed negotiation (i.e., successful\_speed\_negotiation = 0b) if an exit from Electrical Idle has not been detected at least once in any configured Lane in a time interval specified in Table 4-16. (This covers the case where at least one side is having trouble receiving TS Ordered Sets that was transmitted by the other agent, and hence a lack of exit from Electrical Idle in a longer interval can be treated as equivalent to entry to Electrical Idle.)
- Next state is Recovery.RcvrLock after the Transmitter Lanes are no longer required to be in Electrical Idle as described in the condition above.
  - If this substate has been entered from Recovery.RcvrCfg following a successful speed change negotiation (i.e., successful\_speed\_negotiation = 1b), the new data rate is changed on all the configured Lanes to the highest common data rate advertised by both sides of the Link. The changed\_speed\_recovery variable is set to 1b.

- Else if this substate is being entered for a second time since entering Recovery from L0 or L1 (i.e., changed\_speed\_recovery = 1b), the new data rate will be the data rate at which the LTSSM entered Recovery from L0 or L1. The changed\_speed\_recovery variable will be reset to 0b.
- Else the new data rate will be 2.5 GT/s. The <a href="mailto:changed\_speed\_recovery">changed\_speed\_recovery</a> variable remains reset at 0b.
  - Note: This represents the case where the frequency of operation in  $\underline{L0}$  was greater than 2.5 GT/s and one side could not operate at that frequency and timed out in  $\underline{Recovery.RcvrLock}$  the first time it entered that substate from L0 or L1.
- · Next state is Detect after a 48 ms timeout.
  - Note: This transition is not possible under normal conditions.
- The directed\_speed\_change variable will be reset to 0b. The new data rate must be reflected in the <u>Current</u> Link Speed field of the Link Status Register.
  - On a Link bandwidth change, if successful\_speed\_negotiation is set to 1b and the <u>Autonomous Change</u> bit (bit 6 of Symbol 4) in the eight consecutive <u>TS2 Ordered Sets</u> received while in <u>Recovery.RcvrCfg</u> is set to 1b or the speed change was initiated by the Downstream Port for autonomous reasons (non-reliability and not due to the setting of the Link Retrain bit), the <u>Link Autonomous Bandwidth Status</u> bit of the Link Status Register is set to 1b.
  - Else: on a Link bandwidth change, the <u>Link Bandwidth Management Status</u> bit of the <u>Link Status</u> Register is set to 1b.

## 4.2.6.4.4 Recovery.RcvrCfg

Transmitter sends TS2 Ordered Sets on all configured Lanes using the same Link and Lane numbers that were set after leaving Configuration. The speed\_change bit (bit 7 of data rate identifier Symbol in TS2 Ordered Set) must be set to 1b if the directed\_speed\_change variable is already set to 1b. The N\_FTS value in the transmitted TS2 Ordered Sets should reflect the number at the current data rate.

The Downstream Port must transmit <u>EQ TS2 Ordered Sets</u> (<u>TS2 Ordered Sets</u> with Symbol 6 bit 7 set to 1b) on each configured Lane with the Transmitter Preset and Receiver Preset Hint fields set to the values specified by the Upstream 8.0 GT/s Port Transmitter Preset and the Upstream 8.0 GT/s Port Receiver Preset Hint fields from the corresponding <u>Lane</u> Equalization Control Register Entry if all of the following conditions are satisfied:

- a. The Downstream Port advertised 8.0 GT/s data rate support in Recovery.RcvrLock, and 8.0 GT/s data rate support has been advertised in the Configuration.Complete or Recovery.RcvrCfg substates by the Upstream Port since exiting the Detect state, and eight consecutive TS1 or TS2 Ordered Sets were received on any configured Lane prior to entry to this substate with speed\_change bit set to 1b
- b. The equalization\_done\_8GT\_data\_rate variable is 0b or if the Perform Equalization bit in the Link Control 3

  Register is Set or if an implementation specific mechanism determined equalization needs to be performed, following procedures described in Section 4.2.3
- c. The current data rate of operation is 2.5 GT/s or 5.0 GT/s

The Downstream Port must transmit <u>EQ TS2 Ordered Sets</u> (<u>TS2 Ordered Sets</u> with Symbol 6 bit 7 set to 1b) on each configured Lane with the <u>Transmitter Preset</u> bits set to the values specified by the 32.0 GT/s Upstream Port Transmitter Preset bits from the corresponding <u>32.0 GT/s Lane Equalization Control Register Entry</u> and Receiver Preset Hint field set to 000b if all of the following conditions are satisfied:

a. The Downstream Port advertised 32.0 GT/s data rate support in Recovery.RcvrLock, and 32.0 GT/s data rate support has been advertised in the Configuration.Complete or Recovery.RcvrCfg substates by the Upstream

- Port since exiting the <u>Detect</u> state, and eight consecutive <u>TS1</u> or <u>TS2</u> Ordered <u>Sets</u> were received on any configured Lane prior to entry to this substate with speed\_change bit set to 1b
- b. The equalization\_done\_32GT\_data\_rate variable is 0b or if the Perform Equalization bit in the Link Control 3

  Register is Set or if an implementation specific mechanism determined equalization needs to be performed, following procedures described in Section 4.2.3
- c. The equalization\_done\_8GT\_data\_rate and equalization\_done\_16GT\_data\_rate variables are 1b each
- d. Equalization bypass to highest data rate was negotiated between the components during Configuration state
- e. The current data rate of operation is 2.5 GT/s or 5.0 GT/s

The Downstream Port must transmit 128b/130b EQ TS2 Ordered Sets (TS2 Ordered Sets with Symbol 7 bit 7 set to 1b) on each configured Lane with the Transmitter Preset bits set to the values specified by the 16.0 GT/s Upstream Port Transmitter Preset bits from the corresponding 16.0 GT/s Lane Equalization Control Register Entry if all of the following conditions are satisfied:

- a. The Downstream Port advertised 16.0 GT/s data rate support in <a href="Recovery.RcvrLock">Recovery.RcvrLock</a>, and 16.0 GT/s data rate support has been advertised in the <a href="Configuration.Complete">Configuration.Complete</a> or <a href="Recovery.RcvrCfg">Recovery.RcvrCfg</a> substates by the Upstream Port since exiting the <a href="Detect state">Detect state</a>, and eight consecutive TS1 or TS2 Ordered Sets were received on any configured Lane prior to entry to this substate with speed\_change bit set to 1b
- b. The equalization\_done\_16GT\_data\_rate variable is 0b or if the Perform Equalization bit in the Link Control 3

  Register is set or an implementation specific mechanism determined equalization needs to be performed, following procedures described in Section 4.2.3
- c. The current data rate of operation is 8.0 GT/s

The Downstream Port must transmit 128b/130b EQ TS2 Ordered Sets (TS2 Ordered Sets with Symbol 7 bit 7 set to 1b) on each configured Lane with the <u>Transmitter Preset</u> bits set to the values specified by the 32.0 GT/s Upstream Port Transmitter Preset bits from the corresponding 32.0 GT/s Lane Equalization Control Register Entry if all of the following conditions are satisfied:

- a. The Downstream Port advertised 32.0 GT/s data rate support in Recovery.RcvrLock, and 32.0 GT/s data rate support has been advertised in the Configuration.Complete or Recovery.RcvrCfg substates by the Upstream Port since exiting the Detect state, and eight consecutive TS1 or TS2 Ordered Sets were received on any configured Lane prior to entry to this substate with speed\_change bit set to 1b
- b. The equalization\_done\_32GT\_data\_rate variable is 0b or the Perform Equalization bit in the Link Control 3
  Register is set or an implementation specific mechanism determined equalization needs to be performed, following procedures described in Section 4.2.3
- c. The current data rate of operation is 16.0 GT/s

The Upstream Port is permitted to transmit 128b/130b EQ TS2 Ordered Sets with the 16.0 GT/s Transmitter Preset bits set to implementation specific values if all of the following conditions are satisfied:

- a. The Upstream Port advertised 16.0 GT/s data rate support in Recovery.RcvrLock, and 16.0 GT/s data rate support has been advertised in the Configuration.Complete or Recovery.RcvrCfg substates by the Downstream Port since exiting the Detect state, and eight consecutive TS1 or TS2 Ordered Sets were received on any configured Lane prior to entry to this substate with speed\_change bit set to 1b
- b. The equalization\_done\_16GT\_data\_rate variable is 0b or if directed by an implementation specific mechanism, following procedures described in Section 4.2.3
- c. The current data rate of operation is 8.0 GT/s

The Upstream Port that intends to bypass equalization to the highest data rate of 32.0 GT/s or higher must transmit 8b/10b EQ TS2 Ordered Sets with the 32.0 GT/s Transmitter Preset bits set to implementation specific values if all of the following conditions are satisfied:

- a. The equalization bypass to the highest data rate was negotiated during the Configuration state
- b. Either the Upstream Port requires precoding, or the Upstream Port intends to provide the Downstream Port's starting 32.0 GT/s Transmitter Preset for equalization
- c. The Upstream Port advertised 32.0 GT/s data rate support in Recovery.RcvrLock, and 32.0 GT/s data rate support has been advertised in the Configuration.Complete or Recovery.RcvrCfg substates by the Downstream Port since exiting the Detect state, and eight consecutive TS1 or TS2 Ordered Sets were received on any configured Lane prior to entry to this substate with speed\_change bit set to 1b
- d. The equalization\_done\_32GT\_data\_rate variable is 0b or if directed by an implementation specific mechanism, following procedures described in Section 4.2.3
- e. The current data rate of operation is 2.5 GT/s or 5.0 GT/s

The Upstream Port is permitted to transmit 128b/130b EQ TS2 Ordered Sets with the 32.0 GT/s Transmitter Preset bits set to implementation specific values if all of the following conditions are satisfied:

- a. The Upstream Port advertised 32.0 GT/s data rate support in Recovery.RcvrLock, and 32.0 GT/s data rate support has been advertised in the Configuration.Complete or Recovery.RcvrCfg substates by the Downstream Port since exiting the Detect state, and eight consecutive TS1 or TS2 Ordered Sets were received on any configured Lane prior to entry to this substate with speed\_change bit set to 1b
- b. The equalization\_done\_32GT\_data\_rate variable is 0b or if directed
- c. The current data rate of operation is 16.0 GT/s

When using 128b/130b encoding, Upstream and Downstream Ports use the Request Equalization, Equalization Request Data Rate, and Quiesce Guarantee bits of their transmitted TS2 Ordered Sets to communicate equalization requests as described in Section 4.2.3. When not requesting equalization, the Request Equalization, Equalization Request Data Rate, and Quiesce Guarantee bits must be set to 0b.

The **start\_equalization\_w\_preset** variable is reset to 0b upon entry to this substate.

- On entry to this substate, a Downstream Port must set the select\_deemphasis variable equal to the Selectable De-emphasis field in the Link Control 2 Register or adopt some implementation specific mechanism to set the select\_deemphasis variable, including using the value requested by the Upstream Port in the eight consecutive TS1 Ordered Sets it received. A Downstream Port advertising 5.0 GT/s data rate support must set the Selectable De-emphasis bit (Symbol 4 bit 6) of the TS2 Ordered Sets it transmits identical to the select\_deemphasis variable. An Upstream Port must set its Autonomous Change bit (Symbol 4 bit 6) to 1b in the TS2 Ordered Set if it intends to change the Link bandwidth for autonomous reasons.
  - For devices that support Link width upconfigure, it is recommended that the Electrical Idle detection circuitry be activated in the set of currently inactive Lanes in this substate, the Recovery.Idle substate, and Configuration.Linkwidth.Start substates, if the directed\_speed\_change variable is reset to 0b. This is done so that during a Link upconfigure, the side that does not initiate the upconfiguration does not miss the first EIEOSQ sent by the initiator during the Configuration.Linkwidth.Start substate.
- Next state is Recovery. Speed if all of the following conditions are true:
  - One of the following conditions is satisfied:
    - i. Eight consecutive TS2 Ordered Sets are received on any configured Lane with identical data rate identifiers, identical values in Symbol 6, and the speed\_change bit set to 1b and eight

- consecutive <u>TS2 Ordered Sets</u> are standard <u>TS2 Ordered Sets</u> if either 8b/10b or 128b/130b encoding is used
- ii. Eight consecutive EQ TS2 or 128b/130b EQ TS2 Ordered Sets are received on all configured Lanes with identical data rate identifiers, identical value in Symbol 6, and the speed\_change bit set to 1b
- iii. Eight consecutive EQ TS2 or 128b/130b EQ TS2 Ordered Sets are received on any configured Lane with identical data rate identifiers, identical value in Symbol 6, and the speed\_change bit set to 1b and 1 ms has expired since the receipt of the eight consecutive EQ Ordered Sets on any configured Lane
- Either the current data rate is greater than 2.5 GT/s or greater than 2.5 GT/s data rate identifiers are set both in the transmitted and the (eight consecutive) received TS2 Ordered Sets
- For 8b/10b encoding, at least 32 TS2 Ordered Sets, without being interrupted by any intervening EIEOS, are transmitted with the speed\_change bit set to 1b after receiving one TS2 Ordered Set with the speed\_change bit set to 1b in the same configured Lane. For 128b/130b encoding, at least 128 TS2 Ordered Sets are transmitted with the speed\_change bit set to 1b after receiving one TS2 Ordered Set with the speed\_change bit set to 1b in the same configured Lane.

The data rate(s) advertised on the received eight consecutive TS2 Ordered Sets with the speed\_change bit set is noted as the data rate(s) that can be supported by the other Port. The Autonomous Change bit (Symbol 4 bit 6) in these received eight consecutive TS2 Ordered Sets is noted by the Downstream Port for possible logging in the Link Status Register in Recovery. Speed substate. Upstream Ports must register the Selectable De-emphasis bit (bit 6 of Symbol 4) advertised in these eight consecutive TS2 Ordered Sets in the select\_deemphasis variable. The new speed to change to in Recovery. Speed is the highest data rate that can be supported by both Ports on the Link. For an Upstream Port, if the current data rate of operation is 2.5 GT/s or 5.0 GT/s and these eight consecutive TS2 Ordered Sets are EQ TS2 Ordered Sets advertising 8.0 GT/s as the highest data rate supported, it must set the start\_equalization\_w\_preset variable to 1b and update the Upstream Port 8.0 GT/s Transmitter Preset and Upstream Port 8.0 GT/s Receiver Preset Hint fields of the Lane Equalization Control Register Entry with the values received in the eight consecutive EQ TS2 Ordered Sets for the corresponding Lane. For an Upstream Port, if the current data rate of operation is 2.5 GT/s or 5.0 GT/s and these eight consecutive TS2 Ordered Sets are EQ TS2 Ordered Sets advertising 32.0 GT/s as the highest data rate supported and equalization bypass to the highest data rate was negotiated between the components during the Configuration state, it must set the start\_equalization\_w\_preset variable to 1b and update the Upstream Port 32.0 GT/s Transmitter Preset field of the 32.0 GT/s Lane Equalization Control Register Entry with the values received in the eight consecutive EQ TS2 Ordered Sets for the corresponding Lane. For an Upstream Port, if the current data rate of operation is 8.0 GT/s, 16.0 GT/s support is advertised by both ends, and these eight consecutive TS2 Ordered Sets are 128b/130b EQ TS2 Ordered Sets, it must set the start\_equalization\_w\_preset variable to 1b and update the Upstream Port 16.0 GT/s Transmitter Preset field of the 16.0 GT/s Lane Equalization Control Register Entry with the values received in the eight consecutive 128b/130b EQ TS2 Ordered Sets for the corresponding Lane. For an Upstream Port, if the current data rate of operation is 16.0 GT/ s, 32.0 GT/s support is advertised by both ends, and these eight consecutive TS2 Ordered Sets are 128b/ 130b EQ TS2 Ordered Sets, it must set the start\_equalization\_w\_preset variable to 1b and update the Upstream Port 32.0 GT/s Transmitter Preset field of the 32.0 GT/s Lane Equalization Control Register Entry with the values received in the eight consecutive 128b/130b EQ TS2 Ordered Sets for the corresponding Lane. Any configured Lanes which do not receive EQ TS2 or 128b/130b EQ TS2 Ordered Sets meeting this criteria will use implementation dependent preset values when first operating at 8.0 GT/s, 16.0 GT/s, or 32.0 GT/s prior to performing link equalization. A Downstream Port must set the start\_equalization\_w\_preset variable to 1b if any of the following are true:

- the equalization\_done\_8GT\_data\_rate variable is 0b
- 16.0 GT/s support is advertised by both ends and the equalization\_done\_16GT\_data\_rate variable is
   0b

- 32.0 GT/s support is advertised by both ends and the equalization\_done\_32GT\_data\_rate variable is
   0b
- the Perform Equalization bit in Link Control 3 Register is Set
- an implementation-specific mechanism determined that equalization needs to be performed, following procedures described in Section 4.2.3.

A Downstream Port must record the 16.0 GT/s or 32.0 GT/s Transmitter Preset settings advertised in the eight consecutive TS2 Ordered Sets received if they are 128b/130b EQ TS2 Ordered Sets, and 16.0 GT/s or 32.0 GT/s support is advertised by both ends. The variable successful\_speed\_negotiation is set to 1b. Note that if the Link is already operating at the highest data rate supported by both Ports, Recovery. Speed is executed but the data rate is not changed. If 128b/130b encoding is used and the Request Equalization bit is Set in the eight consecutive TS2 Ordered Sets, the Port must handle it as an equalization request as described in Section 4.2.3.

- Next state is Recovery.Idle if the following two conditions are both true:
  - Eight consecutive TS2 Ordered Sets are received on all configured Lanes with the same Link and Lane number that match what is being transmitted on those same Lanes with identical data rate identifiers within each Lane and one of the following two sub-conditions are true:
    - the speed\_change bit is 0b in the received eight consecutive TS2 Ordered Sets
    - current data rate is 2.5 GT/s and either no 5.0 GT/s, or higher, data rate identifiers are set in the received eight consecutive <u>TS2 Ordered Sets</u>, or no 5.0 GT/s, or higher, data rate identifiers are being transmitted in the TS2 Ordered Sets
  - 16 TS2 Ordered Sets are sent after receiving one TS2 Ordered Set without being interrupted by any intervening EIEOS. The <a href="mailto:changed\_speed\_recovery">changed\_speed\_recovery</a> variable and the <a href="mailto:directed\_speed\_change">directed\_speed\_change</a> variable are reset to 0b on entry to Recovery.Idle.
  - If the N\_FTS value was changed, the new value must be used for future L0s states.
  - When using 8b/10b encoding, Lane-to-Lane de-skew must be completed before leaving Recovery.RcvrCfg.
  - The device must note the data rate identifier advertised on any configured Lane in the eight consecutive TS2 Ordered Sets described in this state transition. This will override any previously recorded value.
  - When using 128b/130b encoding and if the Request Equalization bit is Set in the eight consecutive TS2 Ordered Sets, the device must note it and follow the rules in Section 4.2.3.
- Next state is <u>Configuration</u> if eight consecutive <u>TS1 Ordered Sets</u> are received on any configured Lanes with Link or Lane numbers that do not match what is being transmitted on those same Lanes and 16 <u>TS2 Ordered</u> Sets are sent after receiving one TS1 Ordered Set and one of the following two conditions apply:
  - the speed\_change bit is 0b on the received TS1 Ordered Sets
  - current data rate is 2.5 GT/s and either no 5.0 GT/s, or higher, data rate identifiers are set in the received eight consecutive TS1 Ordered Sets, or no 5.0 GT/s, or higher, data rate identifiers are being transmitted in the TS2 Ordered Sets

The changed\_speed\_recovery variable and the <u>directed\_speed\_change</u> variable are reset to 0b if the LTSSM transitions to Configuration.

- If the N\_FTS value was changed, the new value must be used for future <u>LOs</u> states.
- Next state is Recovery.Speed if the speed of operation has changed to a mutually negotiated data rate since
  entering Recovery from L0 or L1 (i.e., changed\_speed\_recovery = 1b) and an EIOS has been detected or an
  Electrical Idle condition has been inferred/detected on any of the configured Lanes and no configured Lane
  received a TS2 Ordered Set since entering this substate (Recovery.RcvrCfg). The new data rate to operate after
  leaving Recovery.Speed will be reverted back to the speed of operation during entry to Recovery from L0 or L1.

As described in Section 4.2.4.4, an Electrical Idle condition may be inferred if a TS1 or TS2 Ordered Set has not been received in a time interval specified in Table 4-16.

• Next state is Recovery.Speed if the speed of operation has not changed to a mutually negotiated data rate since entering Recovery from L0 or L1 (i.e., changed\_speed\_recovery = 0b) and the current speed of operation is greater than 2.5 GT/s and an EIOS has been detected or an Electrical Idle condition has been detected/inferred on any of the configured Lanes and no configured Lane received a TS2 Ordered Set since entering this substate (Recovery.RcvrCfg). The new data rate to operate after leaving Recovery.Speed will be 2.5 GT/s.

As described in Section 4.2.4.4, an Electrical Idle condition may be inferred if a TS1 or TS2 Ordered Set has not been received in a time interval specified in Table 4-16.

Note: This transition implies that the other side was unable to achieve Symbol lock or Block alignment at the speed with which it was operating. Hence both sides will go back to the 2.5 GT/s speed of operation and neither device will attempt to change the speed again without exiting Recovery state. It should also be noted that even though a speed change is involved here, the changed\_speed\_recovery will be 0b.

- After a 48 ms timeout;
  - The next state is Detect if the current data rate is 2.5 GT/s or 5.0 GT/s.
  - The next state is Recovery.Idle if the idle\_to\_rlock\_transitioned variable is less than FFh and the current data rate is 8.0 GT/s or higher.
    - i. The changed\_speed\_recovery variable and the <u>directed\_speed\_change</u> variable are reset to 0b on entry to Recovery.Idle.
  - Else the next state is Detect.

# **4.2.6.4.5** *Recovery.Idle*

- · Next state is Disabled if directed.
  - Note: "if directed" applies to a Downstream or optional crosslink Port that is instructed by a higher Layer to assert the Disable Link bit (TS1 and TS2) on the Link.
- · Next state is Hot Reset if directed.
  - Note: "if directed" applies to a Downstream or optional crosslink Port that is instructed by a higher Layer to assert the Hot Reset bit (TS1 and TS2) on the Link.
- Next state is Configuration if directed.
  - Note: "if directed" applies to a Port that is instructed by a higher Layer to optionally re-configure the Link (i.e., different width Link).
- Next state is <u>Loopback</u> if directed to this state, and the Transmitter is capable of being a <u>Loopback Master</u>, which is determined by implementation specific means.
  - Note: "if directed" applies to a Port that is instructed by a higher Layer to assert the Loopback bit (TS1 and TS2) on the Link.
- Next state is Disabled immediately after any configured Lane has the <u>Disable Link bit</u> asserted in two consecutively received TS1 Ordered Sets.
  - Note: This is behavior only applicable to Upstream and optional crosslink Ports.
- Next state is Hot Reset immediately after any configured Lane has the Hot Reset bit asserted in two consecutive TS1 Ordered Sets.
  - Note: This is behavior only applicable to Upstream and optional crosslink Ports.
- Next state is <u>Configuration</u> if two consecutive <u>TS1 Ordered Sets</u> are received on any configured Lane with a Lane number set to PAD.

- Note: A Port that optionally transitions to Configuration to change the Link configuration is guaranteed to send Lane numbers set to PAD on all Lanes.
- Note: It is recommended that the LTSSM initiate a Link width up/downsizing using this transition to reduce the time it takes to change the Link width.
- Next state is <u>Loopback</u> if any configured Lane has the <u>Loopback bit</u> asserted in two consecutive <u>TS1 Ordered</u>
  Sets.
  - Note: The device receiving the Ordered Set with the Loopback bit set becomes the Loopback Slave.
- When using 8b/10b encoding, the Transmitter sends Idle data on all configured Lanes.
- When using 128b/130b encoding:
  - If the data rate is 8.0 GT/s, the Transmitter sends one <u>SDS Ordered Set</u> on all configured Lanes to start
    a Data Stream and then sends Idle data Symbols on all configured Lanes. The first Idle data Symbol
    transmitted on Lane 0 is the first Symbol of the Data Stream.
  - If the data rate is 16.0 GT/s or higher, the Transmitter sends one Control SKP Ordered Set followed immediately by one SDS Ordered Set on all configured Lanes to start a Data Stream and then sends Idle data Symbols on all configured Lanes. The first Idle data Symbol transmitted on Lane 0 is the first Symbol of the Data Stream.
  - If directed to other states, Idle Symbols do not have to be sent, and must not be sent with 128b/130b encoding, before transitioning to the other states (i.e., Disabled, Hot Reset, Configuration, or Loopback)

# **IMPLEMENTATION NOTE**

# **EDS** Usage

In 128b/130b encoding, on transition to Configuration or Loopback or Hot Reset or Disabled, an EDS must be sent if a Data Stream is active (i.e., an SDS Ordered Set has been sent). It is possible that the side that is not initiating Link Upconfigure has already transmitted SDS and transmitting Data Stream (Logical IDL) when it receives the TS1 Ordered Sets. In that situation, it will send EDS in the set of Lanes that are active before sending the TS1 Ordered Sets in Configuration.

- When using 8b/10b encoding, next state is <u>LO</u> if eight consecutive Symbol Times of Idle data are received on all configured Lanes and 16 Idle data Symbols are sent after receiving one Idle data Symbol.
  - If software has written a 1b to the Retrain Link bit in the Link Control Register since the last transition to L0 from Recovery or Configuration, the Downstream Port must set the Link Bandwidth Management Status bit of the Link Status Register to 1b.
- When using 128b/130b encoding, next state is <u>L0</u> if eight consecutive Symbol Times of Idle data are received on all configured Lanes, 16 Idle data Symbols are <u>sent</u> after receiving one Idle data Symbol, and this state was not entered by a timeout from Recovery.RcvrCfg
  - The Idle data Symbols must be received in Data Blocks.
  - Lane-to-Lane de-skew must be completed before Data Stream processing starts.
  - If software has written a 1b to the <u>Retrain Link</u> bit in the <u>Link Control Register</u> since the last transition to <u>L0</u> from <u>Recovery or Configuration</u>, the Downstream Port must set the <u>Link Bandwidth</u>
     Management Status bit of the Link Status Register to 1b.
  - The idle\_to\_rlock\_transitioned variable is reset to 00h on transition to L0.
- Otherwise, after a 2 ms timeout:

- If the idle\_to\_rlock\_transitioned variable is less than FFh, the next state is Recovery.RcvrLock.
  - If the data rate is 8.0 GT/s or higher, the <a href="idle\_to\_rlock\_transitioned">idle\_to\_rlock\_transitioned</a> variable is incremented by 1b upon transitioning to Recovery.RcvrLock.
  - If the data rate is 5.0 GT/s (or, if supported in 2.5 GT/s), the <a href="idle\_to\_rlock\_transitioned">idle\_to\_rlock\_transitioned</a> variable is set to FFh, upon transitioning to Recovery.RcvrLock.
- Else the next state is Detect




Figure 4-30 Recovery Substate Machine

#### 4.2.6.5 LO

This is the normal operational state.

- LinkUp = 1b (status is set true).
  - On receipt of an STP or SDP Symbol, the idle\_to\_rlock\_transitioned variable is reset to 00h.
- Next state is Recovery if either of the two conditions are satisfied (i) if directed to change speed (directed\_speed\_change variable = 1b) by a higher layer when both sides support greater than 2.5 GT/s speeds and the Link is in DL\_Active state, or (ii) if directed to change speed (directed\_speed\_change variable = 1b) by a higher layer when both sides support 8.0 GT/s data rate to perform Transmitter Equalization at 8.0 GT/s data rate. The changed speed recovery bit is reset to 0b.
  - For an Upstream Port, the <u>directed\_speed\_change</u> variable must not be set to 1b if it has never recorded greater than 2.5 GT/s data rate support advertised in <u>Configuration.Complete</u> or Recovery.RcvrCfg substates by the Downstream Port since exiting the Detect state.
  - For a Downstream Port, the <u>directed\_speed\_change</u> variable must not be set to 1b if it has never recorded greater than 2.5 GT/s data rate support advertised in <u>Configuration.Complete</u> or <u>Recovery.RcvrCfg</u> substates by the Upstream Port since exiting the <u>Detect</u> state. If greater than 2.5 GT/s data rate support has been noted, the <u>Downstream Port must set the <u>directed\_speed\_change</u> variable to 1b if the <u>Retrain Link</u> bit of the <u>Link Control Register</u> is set to 1b and the <u>Target Link Speed field in the Link Control 2 Register</u> is not equal to the current Link speed.
    </u>
  - A Port supporting greater than 2.5 GT/s data rates must participate in the speed change even if the Link is not in DL\_Active state if it is requested by the other side through the TS Ordered Sets.
- · Next state is Recovery if directed to change Link width.
  - The upper layer must not direct a Port to increase the Link width if the other Port did not advertise
    the capability to upconfigure the Link width during the <u>Configuration</u> state or if the Link is currently
    operating at the maximum possible width it negotiated on initial entry to the L0 state.
  - Normally, the upper layer will not reduce width if <u>upconfigure\_capable</u> is reset to 0b other than for reliability reasons, since the Link will not be able to go back to the original width if <u>upconfigure\_capable</u> is 0b. A Port must not initiate reducing the Link width for reasons other than reliability if the Hardware Autonomous Width Disable bit in the Link Control Register is set to 1b.
  - The decision to initiate an increase or decrease in the Link width, as allowed by the specification, is implementation specific.
- Next state is Recovery if a TS1 or TS2 Ordered Set is received on any configured Lane or an EIEOS is received on any configured Lane in 128b/130b encoding.
- Next state is <u>Recovery</u> if directed to this state. If Electrical Idle is detected/inferred on all Lanes without receiving an <u>EIOS</u> on any Lane, the Port may transition to the <u>Recovery</u> state or may remain in <u>LO</u>. In the event that the Port is in <u>LO</u> and the Electrical Idle condition occurs without receiving an EIOS, errors may occur and the Port may be directed to transition to Recovery.
  - As described in Section 4.2.4.4, an Electrical Idle condition may be inferred on all Lanes under any one of the following conditions: (i) absence of a Flow Control Update DLLP in any window, (ii) absence of a SKP Ordered Set in any of the configured Lanes in any 128 μs window, or (iii) absence of either a Flow Control Update DLLP or a SKP Ordered Set in any of the configured Lanes in any 128 μs window.
  - Note: "if directed" applies to a Port that is instructed by a higher Layer to transition to Recovery
    including the Retrain Link bit in the Link Control Register being set.
  - The Transmitter may complete any TLP or DLLP in progress.

- Next state is L0s for only the Transmitter if directed to this state and the Transmitter implements L0s. See Section 4.2.6.6.2.
  - Note: "if directed" applies to a Port that is instructed by a higher Layer to initiate L0s (see Section 5.4.1.1.1).
  - Note: This is a point where the TX and RX may diverge into different LTSSM states.
- Next state is <u>LOs</u> for only the Receiver if an EIOS is received on any Lane, the Receiver implements <u>LOs</u>, and the Port is not directed to L1 or L2 states by any higher layers. See Section 4.2.6.6.1.
  - Note: This is a point where the TX and RX may diverge into different LTSSM states.
- Next state is Recovery if an EIOS is received on any Lane, the Receiver does not implement LOs, and the Port is not directed to L1 or L2 states by any higher layers. See Section 4.2.6.6.1.
- · Next state is L1:
  - i. If directed
  - ii. an EIOS is received on any Lane and
  - iii. an EIOSQ is transmitted on all Lanes.
    - Note: "if directed" is defined as both ends of the Link having agreed to enter <u>L1</u> immediately after the condition of both the receipt and transmission of the EIOS(s) is met. A transition to <u>L1</u> can be initiated by PCI-PM (see Section 5.3.2.1) or by ASPM (see Section 5.4.1.2.1).
    - Note: When directed by a higher Layer one side of the Link always initiates and exits to <u>L1</u> by transmitting the EIOS(s) on all Lanes, followed by a transition to Electrical Idle.<sup>72</sup> The same Port then waits for the receipt of an EIOS on any Lane, and then immediately transitions to <u>L1</u>. Conversely, the side of the Link that first receives the EIOS(s) on any Lane must send an EIOS on all Lanes and immediately transition to L1.
- Next state is L2:
  - i. If directed
  - ii. an EIOS is received on any Lane and
  - iii. an EIOSQ is transmitted on all Lanes.
    - Note: "if directed" is defined as both ends of the Link having agreed to enter <u>L2</u> immediately after the condition of both the receipt and transmission of the EIOS(s) is met (see <u>Section 5.3.2.3</u> for more details).
    - Note: When directed by a higher Layer, one side of the Link always initiates and exits to <u>L2</u> by transmitting EIOS on all Lanes followed by a transition to Electrical Idle.<sup>73</sup> The same Port then waits for the receipt of EIOS on any Lane, and then immediately transitions to <u>L2</u>. Conversely, the side of the Link that first receives an EIOS on any Lane must send an EIOS on all Lanes and immediately transition to <u>L2</u>.

#### 4.2.6.6 LOS

The LOs substate machine is shown in Figure 4-31.

<sup>72.</sup> The common mode being driven must meet the Absolute Delta Between DC Common Mode During LO and Electrical Idle (VTX-CM-DC-ACTIVE-IDLE-DELTA) specification (see Table 8-6).

<sup>73.</sup> The common mode being driven does not need to meet the Absolute Delta Between DC Common Mode During L0 and Electrical Idle (VTX-CM-DC-ACTIVE-IDLE-DELTA) specification (see Table 8-6).

#### 4.2.6.6.1 Receiver LOs

A Receiver must implement L0s if its Port advertises support for L0s, as indicated by the ASPM Support field in the Link Capabilities Register. It is permitted for a Receiver to implement L0s even if its Port does not advertise support for L0s.

#### 4.2.6.6.1.1 *Rx\_Los.Entry*

- Next state is Rx\_L0s.Idle after a T<sub>TX-IDLE-MIN</sub> (Table 8-7) timeout.
  - Note: This is the minimum time the Transmitter must be in an Electrical Idle condition.

#### 4.2.6.6.1.2 Rx L0s.Idle

- Next state is Rx\_L0s.FTS if the Receiver detects an exit from Electrical Idle on any Lane of the configured Link.
- Next state is Rx\_LOs.FTS after a 100 ms timeout if the current data rate is 8.0 GT/s or higher and the Port's
  Receivers do not meet the Z<sub>RX-DC</sub> specification for 2.5 GT/s (see Table 8-10). All Ports are permitted to
  implement the timeout and transition to Rx\_LOs.FTS when the data rate is 8.0 GT/s or higher.

#### 4.2.6.6.1.3 Rx\_LOs.FTS

- The next state is L0 if a SKP Ordered Set is received in 8b/10b encoding or the SDS Ordered Set is received for 128b/130b encoding on all configured Lanes of the Link.
  - The Receiver must be able to accept valid data immediately after the SKP Ordered Set for 8b/10b encoding.
  - The Receiver must be able to accept valid data immediately after the <u>SDS Ordered Set</u> for 128b/130b encoding.
  - Lane-to-Lane de-skew must be completed before leaving Rx\_L0s.FTS.
- Otherwise, next state is Recovery after the N\_FTS timeout.
  - When using 8b/10b encoding: The N\_FTS timeout shall be no shorter than 40\*[N\_FTS+3]\*UI (The 3 \* 40 UI is derived from six Symbols to cover a maximum SKP Ordered Set + four Symbols for a possible extra FTS+2 Symbols of design margin), and no longer than twice this amount. When the Extended Synch bit is Set the Receiver N\_FTS timeout must be adjusted to no shorter than 40\*[2048]\*UI (2048 FTSs) and no longer than 40\* [4096]\*UI (4096 FTSs). Implementations must take into account the worst case Lane to Lane skew, their design margins, as well as the four to eight consecutive EIE Symbols in speeds other than 2.5 GT/s when choosing the appropriate timeout value within the specification's defined range.
  - When using 128b/130b encoding: The N\_FTS timeout shall be no shorter than 130\*[N\_FTS+5+12+Floor(N\_FTS/32)]\*UI and no longer than twice this amount for 8.0 GT/s and 16.0 GT/s data rates. For 32.0 GT/s and above data rates, the N\_FTS timeout shall be no shorter than 130\*[N\_FTS+10+12+2\*Floor(N\_FTS/32)]\*UI and no longer than twice this amount. The 5+Floor(N\_FTS/32) accounts for the first EIEOS, the last EIEOS, the SDS, the periodic EIEOS and an additional EIEOS in case an implementation chooses to send two EIEOS followed by an SDS when N\_FTS is divisible by 32 for 8.0 GT/s and 16.0 GT/s data rates and correspondingly doubled for the 32.0 GT/s and higher data rates. The 12 is there to account for the number of SKP Ordered Sets that will be transmitted if the Extended Synch bit is Set. When the Extended Synch bit is Set, the timeout should be the same as the normal case with N\_FTS equal to 4096.

- The Transmitter must also transition to Recovery, but is permitted to complete any TLP or DLLP in progress.
- It is recommended that the N\_FTS field be increased when transitioning to Recovery to prevent future transitions to Recovery from Rx\_L0s.FTS.

#### 4.2.6.6.2 Transmitter LOs

A Transmitter must implement <u>L0s</u> if its Port advertises support for <u>L0s</u>, as indicated by the ASPM Support field in the <u>Link Capabilities Register</u>. It is permitted for a Transmitter to implement <u>L0s</u> even if its Port does not advertise support for L0s.

#### 4.2.6.6.2.1 *Tx\_Los.Entry*

- Transmitter sends an EIOSQ and enters Electrical Idle.
  - The DC common mode voltage must be within specification by T<sub>TX-IDLE-SET-TO-IDLE</sub>.
- Next state is Tx\_L0s.Idle after a T<sub>TX-IDLE-MIN</sub> (Table 8-7) timeout.

#### 4.2.6.6.2.2 Tx\_L0s.Idle

• Next state is Tx\_L0s.FTS if directed.

# **IMPLEMENTATION NOTE**

# Increase of N\_FTS Due to Timeout in Rx\_L0s.FTS

The Transmitter sends the N\_FTS fast training sequences by going through <u>Tx\_L0s.FTS</u> substates to enable the Receiver to reacquire its bit and Symbol lock or Block alignment. In the absence of the N\_FTS fast training sequence, the Receiver will timeout in <u>Rx\_L0s.FTS</u> substate and may increase the N\_FTS number it advertises in the Recovery state.

#### 4.2.6.6.2.3 Tx\_LOs.FTS

- Transmitter must send N\_FTS Fast Training Sequences on all configured Lanes.
  - Four to eight EIE Symbols must be sent prior to transmitting the N\_FTS (or 4096 if the Extended Synch bit is Set) number of FTS in 5.0 GT/s data rates. An EIEOSQ must be sent prior to transmitting the N\_FTS (or 4096 if the Extended Synch bit is Set) number of FTS with 128b/130b encoding. In 2.5 GT/s speed, up to one full FTS may be sent before the N\_FTS (or 4096 if the Extended Synch bit is Set) number of FTSs are sent.
  - SKP Ordered Sets must not be inserted before all FTSs as defined by the agreed upon N\_FTS parameter are transmitted.


<sup>74.</sup> The common mode being driven must meet the Absolute Delta Between DC Common Mode During L0 and Electrical Idle (VTX-CM-DC-ACTIVE-IDLE-DELTA) specification (see Table 8-6).

- If the Extended Synch bit is Set, the Transmitter must send 4096 Fast Training Sequences, inserting SKP Ordered Sets according to the requirements in Section 4.2.4.6.
- When using 8b/10b encoding, the Transmitter must send a single SKP Ordered Set on all configured Lanes.
- When using 128b/130b encoding, the Transmitter must send one EIEOSQ followed by one <u>SDS Ordered Set</u> on all configured Lanes. Note: The first Symbol transmitted on Lane 0 after the <u>SDS Ordered Set</u> is the first Symbol of the Data Stream.
- Next state must be L0, after completing the above required transmissions.

# **IMPLEMENTATION NOTE**

# No SKP Ordered Set requirement when exiting L0s at 16.0 GT/s or higher data rates

Unlike in other LTSSM states, when exiting <u>Tx\_L0s.FTS</u> no Control <u>SKP Ordered Set</u> is transmitted before transmitting the SDS. This results in the Data Parity information associated with the last portion of the previous datastream being discarded. Not sending the Control <u>SKP Ordered Set</u> reduces complexity and improves exit latency.






Figure 4-31 LOs Substate Machine

#### 4.2.6.7 L1

The L1 substate machine is shown in Figure 4-32.

# 4.2.6.7.1 *L1.Entry*

- All configured Transmitters are in Electrical Idle.
  - $\circ$  The DC common mode voltage must be within specification by TTX-IDLE-SET-TO-IDLE.
- The next state is L1.Idle after a  $T_{TX\text{-IDLE-MIN}}$  (Table 8-7) timeout.
  - Note: This guarantees that the Transmitter has established the Electrical Idle condition.

#### 4.2.6.7.2 L1.Idle

• Transmitter remains in Electrical Idle.

- The DC common mode voltage must be within specification, except as allowed by L1 PM Substates, when applicable.<sup>75</sup>
- A substate of L1 is entered when the conditions for L1 PM Substates are satisfied (see Section 5.5).
  - The L1 PM Substate must be L1.0 when L1.Idle is entered or exited.
- Next state is Recovery if exit from Electrical Idle is detected on any Lane of a configured Link, or directed after remaining in this substate for a minimum of 40 ns in speeds other than 2.5 GT/s.
  - Ports are not required to arm the Electrical Idle exit detectors on all Lanes of the Link.
  - Note: A minimum stay of 40 ns is required in this substate in speeds other than 2.5 GT/s to account for
    the delay in the logic levels to arm the Electrical Idle detection circuitry in case the Link enters <u>L1</u> and
    immediately exits the L1 state.
  - A Port is allowed to set the <u>directed\_speed\_change</u> variable to 1b following identical rules described in <u>L0</u> for setting this variable. When making such a transition, the <u>changed\_speed\_recovery</u> variable must be reset to 0b. A Port may also go through <u>Recovery</u> back to <u>L0</u> and then set the directed\_speed\_change variable to 1b on the transition from <u>L0</u> to Recovery.
  - A Port is also allowed to enter Recovery from L1 if directed to change the Link width. The Port must follow identical rules for changing the Link width as described in the L0 state.
- Next state is Recovery after a 100 ms timeout if the current data rate is 8.0 GT/s or higher and the Port's
  Receivers do not meet the Z<sub>RX-DC</sub> specification for 2.5 GT/s). All Ports are permitted, but not encouraged, to
  implement the timeout and transition to Recovery when the data rate is 8.0 GT/s or higher.
  - This timeout is not affected by the L1 PM Substates mechanism.

# **IMPLEMENTATION NOTE**

# 100 ms Timeout in L1

Ports that meet the  $\underline{Z_{RX-DC}}$  specification for 2.5 GT/s while in the  $\underline{L1.Idle}$  state and are therefore not required to implement the 100 ms timeout and transition to  $\underline{Recovery}$  should avoid implementing it, since it will reduce the power savings expected from the  $\underline{L1}$  state.




Figure 4-32 L1 Substate Machine

#### 4.2.6.8 L2

The L2 substate machine is shown in Figure 4-33.

#### 4.2.6.8.1 L2.Idle

- All Receivers must meet the Z<sub>RX-DC</sub> specification for 2.5 GT/s within 1 ms (see Table 8-10).
- All configured Transmitters must remain in Electrical Idle for a minimum time of T<sub>TX-IDLE-MIN</sub>.
  - The DC common mode voltage does not have to be within specification.
  - The Receiver needs to wait a minimum of T<sub>TX-IDLE-MIN</sub> to start looking for Electrical Idle Exit.
- · For Downstream Lanes:
  - For all Downstream Ports, the next state is <u>Detect</u> if a Beacon is received on at least Lane 0 or if directed.
    - Main power must be restored before entering Detect.
    - Note: "if directed" is defined as a higher layer decides to exit to Detect.
  - For a Switch, if a Beacon is received on at least Lane 0 of any of its Downstream Ports and the Upstream Port is in L2.Idle, the Upstream Port must be directed to L2.TransmitWake.
- For Upstream Lanes:
  - The next state is Detect if Electrical Idle Exit is detected on any predetermined set of Lanes.
    - The predetermined set of Lanes must include but is not limited to any Lane which has the potential of negotiating to Lane 0 of a Link. For multi-Lane Links the number of Lanes in the predetermined set must be greater than or equal to two.
    - A Switch must transition any Downstream Lanes to Detect.
  - Next state is L2.TransmitWake for an Upstream Port if directed to transmit a Beacon.

 Note: Beacons may only be transmitted on Upstream Ports in the direction of the Root Complex.

#### 4.2.6.8.2 L2.TransmitWake

This state only applies to Upstream Ports.

- Transmit the Beacon on at least Lane 0.
- Next state is <u>Detect</u> if Electrical Idle exit is detected on any Upstream Port's Receiver that is in the direction of the Root Complex.
  - Note: Power is guaranteed to be restored when Upstream Receivers see Electrical Idle exited, but it
    may also be restored prior to Electrical Idle being exited.




Figure 4-33 L2 Substate Machine

#### 4.2.6.9 **Disabled**

- It is recommended to Clear <u>LinkUp</u> upon entry to Disabled, without waiting for the EIOSQ to be transmitted or the EIOS to be received.
- All Lanes transmit 16 to 32 <u>TS1 Ordered Sets</u> with the <u>Disable Link bit</u> asserted and then transition to Electrical Idle.
  - An EIOSQ must be sent prior to entering Electrical Idle.
  - The DC common mode voltage does not have to be within specification.
- If an EIOSQ was transmitted and an EIOS was received on any Lane (even while transmitting TS1 with the Disable Link bit asserted), then:
  - LinkUp = 0b (False), unless already Cleared, as recommended above.

<sup>76.</sup> The common mode being driven does need to meet the Absolute Delta Between DC Common Mode During L0 and Electrical Idle (VTX-CM-DC-ACTIVE-IDLE-DELTA) specification (see Table 8-6).

- At this point, the Lanes are considered Disabled.
- For Upstream Ports: All Receivers must meet the  $\underline{Z_{RX-DC}}$  specification for 2.5 GT/s within 1 ms (see Table 8-10).
- For Upstream Ports: The next state is Detect when Electrical Idle exit is detected on at least one Lane.
- For Downstream Ports: The next state is <u>Detect</u> when directed (e.g., when the Link Disable bit is reset to 0b by software).
- For Upstream Ports: If no EIOS is received after a 2 ms timeout, the next state is Detect.

# 4.2.6.10 Loopback

The Loopback substate machine is shown in Figure 4-34.

## 4.2.6.10.1 Loopback.Entry

- LinkUp = 0b (False)
- The Link and Lane numbers received in the <u>TS1</u> or <u>TS2 Ordered Sets</u> are ignored by the Receiver while in this substate
- Loopback Master requirements:
  - If Loopback.Entry was entered from Configuration.Linkwidth.Start, determine the highest common data rate of the data rates supported by the master and the data rates received in two consecutive TS1 or TS2 Ordered Sets on any active Lane at the time the transition to Loopback.Entry occurred. If the current data rate is not the highest common data rate:
    - Transmit 16 consecutive TS1 Ordered Sets with the Loopback bit asserted, followed by an EIOSQ, and then transition to Electrical Idle for 1 ms. During the period of Electrical Idle, change the data rate to the highest common data rate.
      - The Loopback Master may be directed, in an implementation specific manner, to perform a 32.0 GT/s equalization procedure on one active Lane, to be referred to as the 'Lane under test', before entering Loopback.Entry. If the highest common data rate is 32.0 GT/s, the equalization\_done\_32GT\_data\_rate variable is 0b, and the equalization procedure is to be executed, the 16 consecutive TS1 Ordered Sets transmitted on the Lane under test prior to the data rate change to the highest common data rate must have the bits listed below as follows:
        - The Enhanced Link Behavior Control bits must be set to 01b.
        - The Transmit Modified Compliance Pattern in Loopback bit must be set to 1b if the Loopback Slave is required to transmit the Modified Compliance Pattern on the Lanes that are not under test.
    - If the highest common data rate is 5.0 GT/s, the slave's transmitter de-emphasis is controlled by setting the Selectable De-emphasis bit of the transmitted TS1 Ordered Sets to the desired value (1b = -3.5 dB, 0b = -6 dB).
    - For data rates of 5.0 GT/s and above, the master is permitted to choose its own transmitter settings in an implementation-specific manner, regardless of the settings it transmitted to the slave.
    - Note: If <u>Loopback</u> is entered after <u>LinkUp</u> has been set to 1b, it is possible for one Port to
      enter <u>Loopback</u> from <u>Recovery</u> and the other to enter <u>Loopback</u> from <u>Configuration</u>. The
      Port that entered from Configuration might attempt to change data rate while the other

Port does not. If this occurs, the results are undefined. The test set-up must avoid such conflicting directed clauses.

- Transmit TS1 Ordered Sets with the Loopback bit asserted.
  - If Loopback.Entry was entered from Recovery.Equalization, the EC field of the transmitted TS1 Ordered Sets must be set to 00b.
  - The master is also permitted to assert the Compliance Receive bit of TS1 Ordered Sets transmitted in Loopback. Entry, including those transmitted before a data rate change. If it asserts the Compliance Receive bit, it must not deassert it again while in the Loopback. Entry state. This usage model might be helpful for test and validation purposes when one or both Ports have difficulty obtaining bit lock, Symbol lock, or Block alignment after a data rate change. The ability to set the Compliance Receive bit is implementation-specific.
- Next state is <u>Loopback.Active</u> after 2 ms if the <u>Compliance Receive bit</u> of the transmitted <u>TS1 Ordered</u> Sets is asserted.
- Next state is Recovery. Equalization if the data rate was changed to 32.0 GT/s and 16 consecutive TS1
   Ordered Sets were sent on any Lane with the Enhanced Link Behavior Control bits set to 01b.
  - The perform\_equalization\_for\_loopback variable is set to 1b.
- Next state is Loopback.Active if Loopback.Entry was entered from Recovery.Equalization and the Lane under test receives two consecutive TS1 Ordered Sets with the Loopback bit asserted.
- Next state is <u>Loopback.Active</u> if the <u>Compliance Receive bit</u> of the transmitted <u>TS1 Ordered Sets</u> is
  deasserted and an implementation-specific set of Lanes receive two consecutive <u>TS1 Ordered Sets</u>
  with the Loopback bit asserted.

If the data rate was changed and the 32.0 GT/s equalization procedure was not performed, the master must take into account the amount of time the slave can be in Electrical Idle and transmit a sufficient number of TS1 Ordered Sets for the slave to acquire Symbol lock or Block alignment before proceeding to Loopback. Active.

# **IMPLEMENTATION NOTE**

# Lane Numbering with 128b/130b Encoding in Loopback

If the current data rate uses 128b/130b encoding and Lane numbers have not been negotiated, it is possible that the master and slave will not be able to decode received information because their Lanes are using different scrambling LFSR seed values (since the LFSR seed values are determined by the Lane numbers). This situation can be avoided by allowing the master and slave to negotiate Lane numbers before directing the master to Loopback, directing the master to assert the Compliance Receive bit during Loopback.Entry, or by using some other method of ensuring that the LFSR seed values match.

- Next state is Loopback.Exit after an implementation-specific timeout of less than 100 ms.
- Loopback slave requirements:
  - If Loopback.Entry was entered from Configuration.Linkwidth.Start, determine the highest common data rate of the data rates supported by the slave and the data rates received in the two consecutive TS1 Ordered Sets that directed the slave to this state. If the current data rate is not the highest common data rate:

- Transmit an EIOSQ, and then transition to Electrical Idle for 2 ms. During the period of Electrical Idle, change the data rate to the highest common data rate.
- If operating in full swing mode and the highest common data rate is 5.0 GT/s, set the transmitter's de-emphasis to the setting specified by the Selectable De-emphasis bit received in the TS1 Ordered Sets that directed the slave to this state. The de-emphasis is -3.5 dB if the Selectable De-emphasis bit was 1b, and it is -6 dB if the Selectable De-emphasis bit was 0b.
- If the highest common data rate is 8.0 GT/s or higher and EQ TS1 Ordered Sets directed the slave to this state, set the transmitter to the settings specified by the Preset field of the EQ TS1 Ordered Sets. See Section 4.2.3.2. If the highest common data rate is 8.0 GT/s or higher but standard TS1 Ordered Sets directed the slave to this state, the slave is permitted to use its default transmitter settings.
- Next state is Recovery. Equalization if Loopback. Entry was entered from
   Configuration. Linkwidth. Start, the highest common data rate is 32.0 GT/s and the Enhanced Link

   Behavior Control bits of the TS1 Ordered Sets that directed the slave to this state were 01b.
  - The *perform\_equalization\_for\_loopback* variable is set to 1b.
  - The transmit\_modified\_compliance\_pattern\_in\_loopback variable is set to 1b if the
     Transmit Modified Compliance Pattern in Loopback bit is set to 1b in the TS1 Ordered Sets
     that directed the slave to this state.
  - When Recovery.Equalization is entered from Loopback.Entry, the Lane that received two
    consecutive TS1 Ordered Sets with the Enhanced Link Behavior Control bits set to 01b in
    Configuration.Linkwidth.Start is the Lane under test for the purposes of Loopback and
    Recovery.Equalization.
  - The Loopback Slave must select a valid Link number in an implementation specific manner. Each Lane's Lane number is the corresponding default Lane number which is invariant to Link width and Lane reversal negotiation that occurs during Link training. These Lane numbers will be used for LFSR seed values. The test measurement equipment that facilitates this state transition must ensure, in an implementation specific manner, that it uses a matching Lane number and LFSR seed value.
- Next state is <u>Loopback.Active</u> if the <u>Compliance Receive bit</u> of the <u>TS1 Ordered Sets</u> that directed the slave to this state was asserted.
  - The slave's transmitter does not need to transition to transmitting looped-back data on any boundary, and it is permitted to truncate any Ordered Set in progress.
- Else, the slave transmits TS1 Ordered Sets with Link and Lane numbers set to PAD.
  - If Loopback.Entry was entered from Recovery.Equalization, the EC field of the transmitted TS1 Ordered Sets must be set to 00b.
  - If Loopback.Entry was entered from Recovery.Equalization, the next state is
     Loopback.Active after two consecutive TS1 Ordered Sets with the Loopback bit asserted are received by the Lane under test.
  - Next state is <u>Loopback</u>.Active if the data rate is 2.5 GT/s or 5.0 GT/s and Symbol lock is obtained on all active Lanes.
  - Next state is Loopback.Active if the data rate is 8.0 GT/s or higher and two consecutive TS1 Ordered Sets are received on all active Lanes. The equalization settings specified by the received TS1 Ordered Sets must be evaluated and applied to the transmitter if the value of the EC field is appropriate for the slave's Port direction (10b or 11b) and the requested setting is a preset or a set of valid coefficients. (Note: This is the equivalent behavior for the Recovery.Equalization state.) Optionally, the slave can accept both EC field values. If the

- settings are applied, they must take effect within 500 ns of being received, and they must not cause the transmitter to violate any electrical specification for more than 1 ns. Unlike Recovery. Equalization, the new settings are not reflected in the TS1 Ordered Sets that the slave transmits.
- When using 8b/10b encoding, the slave's transmitter must transition to transmitting looped-back data on a Symbol boundary, but it is permitted to truncate any Ordered Set in progress. When using 128b/130b encoding, the slave's transmitter does not need to transition to transmitting looped-back data on any boundary, and is permitted to truncate any Ordered Set in progress.

## 4.2.6.10.2 Loopback. Active

- The Loopback Master must send valid encoded data. The Loopback Master must not transmit EIOS as data until it wants to exit Loopback. When operating with 128b/130b encoding, Loopback Masters must follow the requirements of Section 4.2.2.6.
- A Loopback Slave that entered Loopback. Active from Recovery. Equalization must transmit the Modified Compliance Pattern on all Lanes that detected Receivers in Detect. Active but are not under test if the transmit\_modified\_compliance\_pattern\_in\_loopback variable is set to 1b, otherwise those Lanes must be transitioned into Electrical Idle. The Lane under test must follow Loopback Slave rules described below.
- A Loopback Slave is required to retransmit the received encoded information as received, with the polarity inversion determined in Polling applied, while continuing to perform clock tolerance compensation:
  - SKPs must be added or deleted on a per-Lane basis as outlined in Section 4.2.7 with the exception that SKPs do not have to be simultaneously added or removed across Lanes of a configured Link.
    - For 8b/10b encoding, if a SKP Ordered Set retransmission requires adding a SKP Symbol to
      accommodate timing tolerance correction, the SKP Symbol is inserted in the retransmitted
      Symbol stream anywhere adjacent to a SKP Symbol in the SKP Ordered Set following the
      COM Symbol. The inserted SKP Symbol must be of the same disparity as the received SKPs
      Symbol(s) in the SKP Ordered Set.
    - For 8b/10b encoding, if a SKP Ordered Set retransmission requires dropping a SKP Symbol to accommodate timing tolerance correction, the SKP Symbol is simply not retransmitted.
    - For 128b/130b encoding, if a <u>SKP Ordered Set</u> retransmission requires adding SKP Symbols to accommodate timing tolerance correction, four SKP Symbols are inserted in the retransmitted Symbol stream prior to the SKP\_END Symbol in the SKP Ordered Set.
    - For 128b/130b encoding, if a SKP Ordered Set retransmission requires dropping SKP Symbols to accommodate timing tolerance correction, four SKP Symbols prior to the SKP END Symbol in the SKP Ordered Set are simply not retransmitted.
  - No modifications of the received encoded data (except for polarity inversion determined in Polling) are allowed by the Loopback Slave even if it is determined to be an invalid encoding (i.e., no legal translation to a control or data value possible for 8b/10b encoding or invalid Sync Header or invalid Ordered Set for 128b/130b encoding).
- Next state of the Loopback Slave is Loopback. Exit if one of the following conditions apply:
  - If directed or if four consecutive EIOSs are received on any Lane. It must be noted that in 8b/10b encoding, the receiving four consecutive EIOS indicates that the Lane received four consecutive sets of COM, IDL, IDL, IDL or alternatively, two out of three K28.3 (IDL) Symbols in each of the four consecutive sets of transmitted EIOS. In 128b/130b encoding, receiving four consecutive EIOS indicates receiving the full 130-bit EIOS in the first three and the first four Symbols following a 01b Sync Header in the last EIOS.

- Optionally, if current Link speed is 2.5 GT/s and an EIOS is received or Electrical Idle is detected/ inferred on any Lane.
  - Note: As described in <u>Section 4.2.4.4</u>, an Electrical Idle condition may be inferred if any of the configured Lanes remained electrically idle continuously for 128 μs by not detecting an exit from Electrical Idle in the entire 128 μs window.
- A Loopback Slave must be able to detect an Electrical Idle condition on any Lane within 1 ms of the EIOS being received by the Loopback Slave.
- Note: During the time after an EIOS is received and before Electrical Idle is actually detected by the
   Loopback Slave, the Loopback Slave may receive a bit stream undefined by the encoding scheme,
   which may be looped back by the transmitter.
- The T<sub>TX-IDLE-SET-TO-IDLE</sub> parameter does not apply in this case since the Loopback Slave may not even detect Electrical Idle until as much as 1 ms after the EIOS.
- The next state of the Loopback Master is Loopback. Exit if directed.

## 4.2.6.10.3 Loopback. Exit

- The Loopback Master sends an EIOS for Ports that support only the 2.5 GT/s data rate and eight consecutive EIOSs for Ports that support greater than 2.5 GT/s data rate, and optionally for Ports that only support the 2.5 GT/s data rate, irrespective of the current Link speed, and enters Electrical Idle on all Lanes for 2 ms.
  - The Loopback Master must transition to a valid Electrical Idle condition<sup>77</sup> on all Lanes within T<sub>TX-IDLE-SET-TO-IDLE</sub> after sending the last EIOS.
  - Note: The EIOS can be useful in signifying the end of transmit and compare operations that occurred
    by the <u>Loopback Master</u>. Any data received by the <u>Loopback Master</u> after any EIOS is received should
    be ignored since it is undefined.
- The Loopback Slave must enter Electrical Idle on all Lanes for 2 ms.
  - Before entering Electrical Idle the <u>Loopback Slave</u> must <u>Loopback</u> all Symbols that were received prior to detecting Electrical Idle. This ensures that the <u>Loopback Master</u> may see the EIOS to signify the logical end of any Loopback send and compare operations.
- The next state of the Loopback Master and Loopback Slave is Detect.




Figure 4-34 Loopback Substate Machine

#### 4.2.6.11 Hot Reset

- Lanes that were directed by a higher Layer to initiate Hot Reset:
  - All Lanes in the configured Link transmit <u>TS1 Ordered Sets</u> with the <u>Hot Reset bit</u> asserted and the configured Link and Lane numbers.
  - If two consecutive TS1 Ordered Sets are received on any Lane with the Hot Reset bit asserted and configured Link and Lane numbers, then:
    - LinkUp = 0b (False)
    - If no higher Layer is directing the Physical Layer to remain in Hot Reset, the next state is Detect
    - Otherwise, all Lanes in the configured Link continue to transmit TS1 Ordered Sets with the Hot Reset bit asserted and the configured Link and Lane numbers.
  - Otherwise, after a 2 ms timeout next state is <u>Detect.</u>

- Lanes that were not directed by a higher Layer to initiate Hot Reset (i.e., received two consecutive <u>TS1 Ordered</u> Sets with the Hot Reset bit asserted on any configured Lanes):
  - LinkUp = 0b (False)
  - If any Lane of an Upstream Port of a Switch receives two consecutive <u>TS1 Ordered Sets</u> with the <u>Hot</u> Reset bit asserted, all configured Downstream Ports must transition to Hot Reset as soon as possible.
    - Any optional crosslinks on the Switch are an exception to this rule and the behavior is system specific.
  - All Lanes in the configured Link transmit <u>TS1 Ordered Sets</u> with the <u>Hot Reset bit</u> asserted and the configured Link and Lane numbers.
  - If two consecutive TS1 Ordered Sets were received with the Hot Reset bit asserted and the configured Link and Lane numbers, the state continues to be Hot Reset and the 2 ms timer is reset.
  - Otherwise, the next state is Detect after a 2 ms timeout.

Note: Generally, Lanes of a Downstream or optional crosslink Port will be directed to Hot Reset, and Lanes of an Upstream or optional crosslink Port will enter Hot Reset by receiving two consecutive <u>TS1 Ordered Sets</u> with the <u>Hot</u> Reset bit asserted on any configured Lanes, from Recovery.Idle state.

## **4.2.7 Clock Tolerance Compensation**

**SKP Ordered Sets** (defined in Section 4.2.7.1 and Section 4.2.7.2) are used to compensate for differences in frequencies between bit rates at two ends of a Link. The Receiver Physical Layer logical sub-block must include elastic buffering which performs this compensation. The interval between SKP Ordered Set transmissions is derived from the Transmit, Receiver, and Refclk specifications specified in Table 8-6, Table 8-10, and Table 8-17.

The specification supports shared reference clocking architectures (common Refclk) where there is no difference between the Tx and Rx Refclk rates, and two kinds of reference clocking architectures where the Tx and Rx Refclk rates differ. Separate Reference Clocks With No SSC - *SRNS*, and Separate Reference Clocks with Independent SSC - *SRIS*. The maximum difference with SRNS is 600 ppm which can result in a clock shift once every 1666 clocks. The maximum difference with SRIS is 5600 ppm which can result in a clock shift every 178 clocks.

Specific form factor specifications are permitted to require the use of only SRIS, only SRNS, or to provide a mechanism for clocking architecture selection. Upstream Ports are permitted to implement support for any combination of SRIS and SRNS (including no support for either), but must conform to the requirements of any associated form factor specification. Downstream Ports supporting SRIS must also support SRNS unless the port is only associated with a specific form factor(s) which modifies these requirements. Port configuration to satisfy the requirements of a specific associated form factor is implementation specific. Specific guidance for form factor specifications is provided in Section 8.6.8.

If the receiver is capable of operating with SKP Ordered Sets being generated at the rate used in SRNS even though the Port is running in SRIS, the Port is permitted to Set its bit for the appropriate data rate in the Lower SKP OS Reception Supported Speeds Vector field of the Link Capabilities 2 register. If the transmitter is capable of operating with SKP Ordered Sets being generated at the rate used in SRNS even though the Port is running in SRIS, the Port is permitted to Set its bit for the appropriate data rate in the Lower SKP OS Generation Supported Speeds Vector field of the Link Capabilities 2 register. System software must check that the bit is Set in the Lower SKP OS Reception Supported Speeds Vector field before setting the appropriate data rate's bit in the link partner's Enable Lower SKP OS Generation Vector field of the Link Control 3 register. Any software transparent extension devices (such as a repeater) present on a Link must also support lower SKP OS Generation for system software to set the bit in the Enable Lower SKP OS Generation Vector field. Software determination of such support in such extension devices is implementation specific. When the bit for the data rate that the link is running in is Set in the Enable Lower SKP OS Generation Vector field, the transmitter schedules SKP Ordered Set generation in L0 at the rate used in SRNS, regardless of which clocking architecture the link is running in. In other LTSSM states, SKP Ordered Set scheduling is at the appropriate rate for the clocking architecture.

Components supporting <u>SRIS</u> may need more entries in their elastic buffers than designs supporting SRNS only. This requirement takes into account the extra time it may take to schedule a SKP Ordered Set if the latter falls immediately after a maximum payload sized packet.

### 4.2.7.1 SKP Ordered Set for 8b/10b Encoding

When using 8b/10b encoding, a transmitted SKP Ordered Set is a COM Symbol followed by three SKP Symbols, except as is allowed for a <u>Loopback Slave</u> in the <u>Loopback.Active</u> LTSSM state. A received SKP Ordered Set is a COM Symbol followed by one to five SKP Symbols. See Section 4.3.6.7 for Retimer rules on SKP Ordered Set modification.

### 4.2.7.2 SKP Ordered Set for 128b/130b Encoding

When using 128b/130b encoding, a transmitted SKP Ordered Set is 16 Symbols, and a received SKP Ordered set can be 8, 12, 16, 20, or 24 Symbols. See Section 4.3.6.7 for Retimer rules on SKP Ordered Set modification.

There are two SKP Ordered Set formats defined for 128b/130b encoding as shown in Table 4-22 and Table 4-23. Both formats contain one to five groups of four SKP Symbols followed by a final group of four Symbols indicated by a SKP\_END or SKP\_END\_CTL Symbol. When operating at 8.0 GT/s, only the Standard SKP Ordered Set is used. When operating at 16.0 GT/s or higher, both the Standard and Control SKP Ordered Sets are used. All statements in this specification that do not refer to a specific SKP Ordered Set format apply to both formats. When a SKP Ordered Set is transmitted, all Lanes must transmit the same format of SKP Ordered Set - all Lanes must transmit the Standard SKP Ordered Set, or all Lanes must transmit the Control SKP Ordered Set.

The Standard SKP Ordered Set contains information following the SKP\_END Symbol that is based on the LTSSM state and the sequence of Blocks. When in the Polling.Compliance state, the Symbols contain the Lane's error status information (see Section 4.2.6.2.2 for more information). Otherwise, the Symbols contain the Lane's scrambling LFSR value, and a Data Parity bit when the SKP Ordered Set follows a Data Block. The Control SKP Ordered Set contains three Data Parity bits and additional information following the SKP\_END\_CTL Symbol.

When operating at 8.0 GT/s, the Data Parity bit of the Standard SKP Ordered Set is the even parity of the payload of all Data Blocks communicated by a Lane and is computed for each Lane independently <sup>78</sup>. Upstream and Downstream Port Transmitters compute the parity as follows:

- · Parity is initialized when a SDS Ordered Set is transmitted.
- Parity is updated with each bit of a Data Block's payload after scrambling has been performed.
- The Data Parity bit of a Standard SKP Ordered Set transmitted immediately following a Data Block is set to the current parity.
- Parity is initialized after a Standard SKP Ordered Set is transmitted.

Upstream and Downstream Port Receivers compute and act on the parity as follows:

- Parity is initialized when a SDS Ordered Set is received.
- Parity is updated with each bit of a Data Block's payload before de-scrambling has been performed.
- When a Standard SKP Ordered Set is received immediately following a Data Block, each Lane compares the received Data Parity bit to its calculated parity. If a mismatch is detected, the receiver must set the bit of the Port's Lane Error Status register that corresponds to the Lane's default Lane number. The mismatch is not a Receiver Error and must not cause a Link retrain.
- Parity is initialized when a Standard SKP Ordered Set is received.

When operating at a data rate of 16.0 GT/s or higher, the Data Parity bits of both the Standard SKP Ordered Set and the Control SKP Ordered Set is the even parity of the payload of all Data Blocks communicated by a Lane and is computed for each Lane independently. Upstream and Downstream Port Transmitters compute the parity as follows:

- Parity is initialized when the LTSSM is in Recovery. Speed.
- Parity is initialized when a SDS Ordered Set is transmitted.
- Parity is updated with each bit of a Data Block's payload after scrambling has been performed.
- The Data Parity bit of a Standard SKP Ordered Set transmitted immediately following a Data Block is set to the current parity.
- The Data Parity, First Retimer Data Parity, and Second Retimer Data Parity bits of a Control SKP Ordered Set are all set to the current parity.
- Parity is initialized after a Control SKP Ordered Set is transmitted. However, parity is NOT initialized after a Standard SKP Ordered Set is transmitted.

Upstream and Downstream Port Receivers compute and act on the parity as follows:

- Parity is initialized when the LTSSM is in Recovery. Speed.
- Parity is initialized when a SDS Ordered Set is received.
- · Parity is updated with each bit of a Data Block's payload before de-scrambling has been performed.
- When a Control SKP Ordered Set is received, each Lane compares the received Data Parity bit to its calculated parity. If a mismatch is detected, the receiver must set the bit of the Port's Local Data Parity Mismatch Status register that corresponds to the Lane's default Lane number. The mismatch is not a Receiver Error and must not cause a Link retrain.
- When a Control SKP Ordered Set is received, each Lane compares the received First Retimer Data Parity bit to its calculated parity. If a mismatch is detected, the receiver must set the bit of the Port's First Retimer Data Parity Mismatch Status register that corresponds to the Lane's default Lane number. The mismatch is not a Receiver Error and must not cause a Link retrain.
- When a Control SKP Ordered Set is received, each Lane compares the received Second Retimer Data Parity bit to its calculated parity. If a mismatch is detected, the receiver must set the bit of the Port's Second Retimer Data Parity Mismatch Status register that corresponds to the Lane's default Lane number. The mismatch is not a Receiver Error and must not cause a Link retrain.
- When a Standard SKP Ordered Set is received immediately following a Data Block, the receiver is permitted to compare the received Data Parity bit to its calculated parity bit. However, the results of such a comparison must not affect the state of the Lane Error Status register.
- Parity is initialized when a Control SKP Ordered Set is received. However, parity is NOT initialized when a Standard SKP Ordered Set is received.

See <u>Section 4.3.6.7</u> for the definition of First Retimer and Second Retimer, and for Retimer Pseudo Port requirements for parity computation and modification of the First Retimer Data Parity and Second Retimer Data Parity bits of Control SKP Ordered Sets.

## LFSR in Standard SKP Ordered Set

The LFSR value is transmitted to enable trace tools to be able to function even if they need to reacquire block alignment in the midst of a bit stream. Since trace tools cannot force the link to enter Recovery, they can reacquire bit lock, if needed, and monitor for the SKP Ordered Set to obtain Block alignment and perform Lane-to-Lane de-skew. The LFSR value from the SKP Ordered Set can be loaded into its LFSR to start interpreting the bit stream. It must be noted that with a bit stream one may alias to a SKP Ordered Set on a non-Block boundary. The trace tools can validate their Block alignment by using implementation specific means such as receiving a fixed number of valid packets or Sync Headers or subsequent SKP Ordered Sets.

Table 4-22 Standard SKP Ordered Set with 128b/130b Encoding

Symbol Number	Value	Description				
0 through (4*N-1)	AAh for 8.0 GT/s and 16.0 GT/s data rates	SKP Symbol.				
[N can be 1 through 5]	99h for 32.0 GT/s and higher data rates	Symbol 0 is the SKP Ordered Set identifier.				
4*N	E1h	SKP_END Symbol.  Signifies the end of the SKP Ordered Set after three more Symbol				
4*N+1	00-FFh	(i) If LTSSM state is Polling.Compliance: AAh (ii) Else if prior block was a Data Block: Bit[7] = Data Parity Bit[6:0] = LFSR[22:16] (iii) Else: Bit[7] = ~LFSR[22] Bit[6:0] = LFSR[22:16]				
4*N+2	00-FFh	(i) If the LTSSM state is Polling.Compliance: Error_Status[7:0] (ii) Else LFSR[15:8]				
4*N+3	00-FFh	(i) If the LTSSM state is Polling.Compliance: ~Error_Status[7:0]  (ii) Else: LFSR[7:0]				

The Control SKP Ordered Set is different from the Standard SKP Ordered Set in the last 4 Symbols. It is used to communicate the parity bits, as computed by each Retimer, in addition to the Data Parity bit computed by the Upstream/ Downstream Port. It may also be used for Lane Margining at a Retimer's Receiver, as described below.

Table 4-23 Control SKP Ordered Set with 128b/130b Encoding

Symbol Number	Value	Description
0 through (4*N-1)	AAh for 8.0 GT/s and 16.0 GT/s data rates	SKP Symbol. Symbol 0 is the SKP Ordered Set identifier.
[N can be 1 through 5]	99h for 32.0 GT/s and higher data rates	
4*N	78h	SKP_END_CTL Symbol.  Signifies the end of the Control SKP Ordered Set after three more Symbols.
4*N+1	00-FFh	Bit 7: Data Parity Bit 6: First Retimer Data Parity Bit 5: Second Retimer Parity Bits [4:0]: Margin CRC [4:0]
4*N + 2	00-FFh	Bit 7: <i>Margin Parity</i> Bits [6:0]: Refer to Section 4.2.13.1
4*N+3	00-FFh	Bits [7:0]: Refer to Section 4.2.13.1

The 'Margin CRC[4:0]' is computed from Bits [6:0] in Symbols 4N+2 (referred to as d[6:0] in the equations below, where d[0] is Bit 0 of Symbol 4N+2, d[1] is Bit 1 of Symbol 4N+2, ... d[6] is Bit 6 of Symbol 4N+2) and Bits [7:0] of Symbol 4N+3 (referred to as d[14:7], where d[7] is Bit 0 of Symbol 4N+3, d[8] is Bit 1 of Symbol 4N+3, .. d[14] is Bit 7 of Symbol 4N+3) as follows:

```
\begin{aligned} & \text{Margin CRC[0]} = \text{d[0]} \land \text{d[3]} \land \text{d[5]} \land \text{d[6]} \land \text{d[9]} \land \text{d[10]} \land \text{d[11]} \land \text{d[12]} \land \text{d[13]} \\ & \text{Margin CRC[1]} = \text{d[1]} \land \text{d[4]} \land \text{d[6]} \land \text{d[7]} \land \text{d[10]} \land \text{d[11]} \land \text{d[12]} \land \text{d[13]} \land \text{d[14]} \\ & \text{Margin CRC[2]} = \text{d[0]} \land \text{d[2]} \land \text{d[3]} \land \text{d[6]} \land \text{d[7]} \land \text{d[8]} \land \text{d[9]} \land \text{d[10]} \land \text{d[14]} \\ & \text{Margin CRC[3]} = \text{d[1]} \land \text{d[3]} \land \text{d[4]} \land \text{d[7]} \land \text{d[8]} \land \text{d[9]} \land \text{d[10]} \land \text{d[11]} \\ & \text{Margin CRC[4]} = \text{d[2]} \land \text{d[4]} \land \text{d[5]} \land \text{d[8]} \land \text{d[9]} \land \text{d[10]} \land \text{d[11]} \land \text{d[12]} \end{aligned}
```

'Margin Parity' is the even parity of Bits [4:0] of Symbol 4N+1, Bits [6:0] of Symbol 4N+2, and Bits [7:0] of Symbol 4N+3 (i.e., Margin Parity = Margin CRC[0]  $^$  Margin CRC[1]  $^$  Margin CRC[2]  $^$  Margin CRC[3]  $^$  Margin CRC[4]  $^$  d[0]  $^$  d[1]  $^$  d[2]  $^$  d[3]  $^$  d[4]  $^$  d[5]  $^$  d[6]  $^$  d[7]  $^$  d[8]  $^$  d[9]  $^$  d[10]  $^$  d[11]  $^$  d[12]  $^$  d[13]  $^$  d[14]).

The rules for generating and checking the Margin CRC and Margin Parity are described in Section 4.2.1.3.

## Error Protection in Control SKP Ordered Set

The 21 bits in Symbol 4N+1 (Bits [4:0]), Symbol 4N+2 (Bits[7:0]) and Symbol 4N+3 (Bits[7:0]) is protected by 5 bits of CRC and one bit of parity, leaving 15 bits for information passing. The parity bit provides detection against odd number of bit-flips (e.g., 1-bit, 3-bit), whereas the CRC provides guaranteed detection of 1-bit and 2-bit flips; thus resulting in a triple bit flip detection guarantee over the 21 bits as well as guaranteed detection of burst errors of length 5. The 5-bit CRC is derived from the primitive polynomial:  $x^5 + x^2 + 1$ .

Since these 21 bits are not part of a TLP, repeated delivery of the same content provides delivery guarantee. This is achieved through architected registers. Downstream commands are sent from the Downstream Port, reflecting the contents of an architected register whereas the upstream status that passes the error checking is updated into a status register in the Downstream Port. Software thus has a mechanism to issue a command and wait for the status to be reflected back before issuing a new command. Thus, these 15 bits of information act as a micro-packet.

#### 4.2.7.3 Rules for Transmitters

- All Lanes shall transmit Symbols at the same frequency (the difference between bit rates is 0 ppm within all multi-Lane Links).
- When transmitted, SKP Ordered Sets of the same length shall be transmitted simultaneously on all Lanes of a
  multi-Lane Link, except as allowed for a <u>Loopback Slave</u> in the <u>Loopback.Active</u> LTSSM State (see <u>Section</u>
  4.2.4.11 and Table 8-7 for the definition of simultaneous in this context).
- The transmitted SKP Ordered Set when using 8b/10b encoding must follow the definition in Section 4.2.7.1.
- The transmitted SKP Ordered Set when using 128b/130b encoding must follow the definition in Section 4.2.7.2
- When using 8b/10b encoding:
  - If the Link is not operating in SRIS, or the bit corresponding to the current Link speed is Set in the Enable Lower SKP OS Generation Vector field and the LTSSM is in L0, a SKP Ordered Set must be scheduled for transmission at an interval between 1180 and 1538 Symbol Times.
  - If the Link is operating in <u>SRIS</u> and either the bit corresponding to the current Link speed is Clear in the Enable Lower SKP OS Generation Vector field or the LTSSM is not in L0, a SKP Ordered Set must be scheduled for transmission at an interval of less than 154 Symbol Times.
- · When using 128b/130b encoding:
  - If the Link is not operating in <u>SRIS</u>, or the bit corresponding to the current Link speed is Set in the Enable Lower SKP OS Generation Vector field and the LTSSM is in L0, a SKP Ordered Set must be scheduled for transmission at an interval between 370 and 375 Blocks. <u>Loopback Slaves</u> must meet this requirement until they start looping back the incoming bit stream.
  - If the Link is operating in <u>SRIS</u> and either the bit corresponding to the current Link speed is Clear in the Enable Lower SKP OS Generation Vector field or the LTSSM is not in L0, a SKP Ordered Set must be scheduled for transmission at an interval less than 38 Blocks. <u>Loopback Slaves</u> must meet this requirement until they start looping back the incoming bit stream.
  - When the LTSSM is in the Loopback state and the Link is not operating in <u>SRIS</u>, the Loopback Master must schedule two SKP Ordered Sets to be transmitted, at most two Blocks apart from each other, at

- an interval between 370 to 375 blocks. For data rates of 32.0 GT/s or higher, the <u>Loopback Master</u> is permitted to have an EIEOSQ between the two SKP Ordered Sets.
- When the LTSSM is in the Loopback state and the Link is operating in <u>SRIS</u>, the <u>Loopback Master</u> must schedule two SKP Ordered Sets to be transmitted, at most two Blocks apart from each other, at an interval of less than 38 Blocks. For data rates of 32.0 GT/s or higher, the <u>Loopback Master</u> is permitted to have an EIEOSQ between the two SKP Ordered Sets.
- The Control SKP Ordered Set is transmitted only at the following times:
  - When the data rate is 16.0 GT/s or higher and transmitting a Data Stream. SKP Ordered Sets transmitted within a Data Stream must alternate between the Standard SKP Ordered Set and the Control SKP Ordered Set.
  - When the current data rate is 16.0 GT/s or higher and the LTSSM enters the Configuration.Idle state or Recovery.Idle state. See sections 4.2.6.3.6 and 4.2.6.4.5 for more information. Transmission of this instance of the Control SKP Ordered Set is not subject to any minimum scheduling interval requirements described above. Transmitters are permitted, but not required, to reset their SKP Ordered Set scheduling interval timer after transmitting this instance of the Control SKP Ordered Set.
- Scheduled SKP Ordered Sets shall be transmitted if a packet or Ordered Set is not already in progress, otherwise they are accumulated and then inserted consecutively at the next packet or Ordered Set boundary. Note: When using 128b/130b encoding, SKP Ordered Sets cannot be transmitted in consecutive Blocks within a Data Stream. See Section 4.2.2.3.2 for more information.
- SKP Ordered Sets do not count as an interruption when monitoring for consecutive Symbols or Ordered Sets (e.g., eight consecutive TS1 Ordered Sets in Polling.Active).
- When using 8b/10b encoding: SKP Ordered Sets must not be transmitted while the Compliance Pattern or the
  Modified Compliance Pattern (see Section 4.2.8) is in progress during Polling.Compliance if the Compliance
  SOS bit of the Link Control 2 register is 0b. If the Compliance SOS bit of the Link Control 2 register is 1b, two
  consecutive SKP Ordered Sets must be sent (instead of one) for every scheduled SKP Ordered Set time interval
  while the Compliance Pattern or the Modified Compliance Pattern is in progress when using 8b/10b encoding.
- When using 128b/130b encoding: The Compliance SOS register bit has no effect. While in Polling.Compliance,
  Transmitters must not transmit any SKP Ordered Sets other than those specified as part of the Modified
  Compliance Pattern in Section 4.2.11.
- Any and all time spent in a state when the Transmitter is electrically idle does not count in the scheduling
  interval used to schedule the transmission of SKP Ordered Sets.
- It is recommended that any counter(s) or other mechanisms used to schedule SKP Ordered Sets be reset any time when the Transmitter is electrically idle.

#### 4.2.7.4 Rules for Receivers

- Receivers shall recognize received SKP Ordered Sets as defined in Section 4.2.7.1 when using 8b/10b encoding and as defined in Section 4.2.7.2 when using 128b/130b encoding.
  - The length of the received SKP Ordered Sets shall not vary from Lane-to-Lane in a multi-Lane Link, except as may occur during Loopback. Active.
- Receivers shall be tolerant to receive and process SKP Ordered Sets at an average interval between 1180 to
  1538 Symbol Times when using 8b/10b encoding and 370 to 375 blocks when using 128b/130b encoding when
  the Link is not operating in SRIS or its bit for the current Link speed is Set in the Lower SKP OS Reception
  Supported Speeds Vector field. Receivers shall be tolerant to receive and process SKP Ordered Sets at an
  average interval of less than 154 Symbol Times when using 8b/10b encoding and less than 38 blocks when
  using 128b/130b encoding when the Link is operating in SRIS.

- Note: Since Transmitters in electrical idle are not required to reset their mechanism for time-based scheduling of SKP Ordered Sets, Receivers shall be tolerant to receive the first time-scheduled SKP Ordered Set following electrical idle in less than the average time interval between SKP Ordered Sets.
- For 8.0 GT/s and above data rates, in L0 state, Receivers must check that each SKP Ordered Set is preceded by a Data Block with an EDS token.
- Receivers shall be tolerant to receive and process consecutive SKP Ordered Sets in 2.5 GT/s and 5.0 GT/s data rates.
  - Receivers shall be tolerant to receive and process SKP Ordered Sets that have a maximum separation dependent on the Max\_Payload\_Size a component supports. For 2.5 GT/s and 5.0 GT/s data rates, the formula for the maximum number of Symbols (N) between SKP Ordered Sets is: N = 1538 + (Max\_payload\_size\_byte+28). For example, if Max\_Payload\_Size is 4096 bytes, N = 1538 + 4096 + 28 = 5662.

## 4.2.8 Compliance Pattern in 8b/10b Encoding

During Polling, the Polling. Compliance substate must be entered from Polling. Active based on the conditions described in <u>Section 4.2.6.2.1</u>. The compliance pattern consists of the sequence of 8b/10b Symbols K28.5, D21.5, K28.5, and D10.2 repeating. The Compliance sequence is as follows:

Symbol	K28.5	D21.5	K28.5	D10.2
Current Disparity	Negative	Positive	Positive	Negative
Pattern	0011111010	1010101010	1100000101	0101010101

The first Compliance sequence Symbol must have negative disparity. It is permitted to create a disparity error to align the running disparity to the negative disparity of the first Compliance sequence Symbol.

For any given device that has multiple Lanes, every eighth Lane is delayed by a total of four Symbols. A two Symbol delay occurs at both the beginning and end of the four Symbol Compliance Pattern sequence. A x1 device, or a xN device operating a Link in x1 mode, is permitted to include the Delay Symbols with the Compliance Pattern.

This delay sequence on every eighth Lane is then:

Where D is a K28.5 Symbol. The first D Symbol has negative disparity to align the delay disparity with the disparity of the Compliance sequence.

After the eight Symbols are sent, the delay Symbols are advanced to the next Lane, until the delay Symbols have been sent on all eight lanes. Then the delay Symbols cycle back to Lane 0, and the process is repeated. It is permitted to advance the delay sequence across all eight lanes, regardless of the number of lanes detected or supported. An illustration of this process is shown below:

Lane 0	D	D	K28.5-	D21.5	K28.5+	D10.2	D	D	K28.5-	D21.5	K28.5+	D10.2
Lane 1	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2	D	D	K28.5-	D21.5
Lane 2	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2
Lane 3	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2
Lane 4	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2

Lane 5	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2
Lane 6	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2
Lane 7	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2
Lane 8	D	D	K28.5-	D21.5	K28.5+	D10.2	D	D	K28.5-	D21.5	K28.5+	D10.2
Lane 9	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2	D	D	K28.5-	D21.5
	K28.5- COM when disparity is negative, specifically: "0011111010"  K28.5+ COM when disparity is positive, specifically: "1100000101"											
Key:	D21.5	<b>D21.5</b> Out of phase data Symbol, specifically: "1010101010"										
	D10.2	Out of phase data Symbol, specifically: "0101010101"										
	D	De	elay Symb	ol K28.5	(with app	oropriate	disparity	·)				

This sequence of delays ensures interference between adjacent Lanes, enabling measurement of the compliance pattern under close to worst-case Inter-Symbol Interference and cross-talk conditions.

## 4.2.9 Modified Compliance Pattern in 8b/10b Encoding

The Modified Compliance Pattern consists of the same basic Compliance Pattern sequence (see Section 4.2.8) with one change. Two identical error status Symbols followed by two K28.5 are appended to the basic Compliance sequence of 8b/10b Symbols (K28.5, D21.5, K28.5, and D10.2) to form the Modified Compliance Sequence of (K28.5, D21.5, K28.5, D10.2, error status Symbol, error status Symbol, K28.5, K28.5). The first Modified Compliance Sequence Symbol must have negative disparity. It is permitted to create a disparity error to align the running disparity to the negative disparity of the first Modified Compliance Sequence Symbol. For any given device that has multiple Lanes, every eighth Lane is moved by a total of eight Symbols. Four Symbols of K28.5 occurs at the beginning and another four Symbols of K28.7 occurs at the end of the eight Symbol Modified Compliance Pattern sequence. The first D Symbol has negative disparity to align the delay disparity with the disparity of the Modified Compliance Sequence. After the 16 Symbols are sent, the delay Symbols are advanced to the next Lane, until the delay Symbols have been sent on all eight lanes. Then the delay Symbols cycle back to Lane 0, and the process is repeated. It is permitted to advance the delay sequence across all eight lanes, regardless of the number of lanes detected or supported. A x1 device, or a xN device operating a Link in x1 mode, is permitted to include the Delay symbols with the Modified Compliance Pattern.

An illustration of the Modified Compliance Pattern is shown in <u>Table 4-24</u>. Note: This table was "wrapped" to allow it to fit on the page.

	Table 4-24 mastration of Modified Compilance Fattern									
Lane0	D	D	D	D	K28.5-	D21.5	K28.5+	D10.2	ERR	→ next row
	prev row →	ERR	K28.5-	K28.5+	K28.7-	K28.7-	K28.7-	K28.7-	K28.5-	D21.5
Lane1	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	→ next row
Lanei	prev row →	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	D	D
Laman	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	→ next row
Lane2	prev row →	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5
Lana	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	→ next row
Lane3	prev row →	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5

Table 4-24 Illustration of Modified Compliance Pattern

Lanc4	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	→ next row
Lane4	prev row →	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5
Lanas	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	→ next row
Lane5	prev row →	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5
Lane6	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	→ next row
Laneo	prev row →	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5
10007	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	→ next row
Lane7	prev row →	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5
Lama	D	D	D	D	K28.5-	D21.5	K28.5+	D10.2	ERR	→ next row
Lane8	prev row →	ERR	K28.5-	K28.5+	K28.7-	K28.7-	K28.7-	K28.7-	K28.5-	D21.5
Lanco	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	→ next row
Lane9	prev row →	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	D	D
	K28.5-		COM when	disparity is	s negative,	specifical	lly: "001111	1010"		
	K28.5+		COM when	disparity is	s positive,	specificall	y: "110000	0101"		
	D21.5		Out of pha	se data Syr	nbol speci	fically: "10	010101010	,		
	D10.2		Out of pha	se data Syr	mbol, spec	ifically: "0	101010101	"		
Key:	D		Delay Sym	bol K28.5 (	with appro	priate dis	parity)			
	ERR		error status Symbol (with appropriate disparity)							
<b>K28.7-</b> EIE when disparity is negative, specifically "0011111000"										
	→ next row This table was wrapped so it fits on the page. The column after → next row is the prev row → following prev row →							v is the one		

The reason two identical error Symbols are inserted instead of one is to ensure disparity of the 8b/10b sequence is not impacted by the addition of the error status Symbol.

All other Compliance pattern rules are identical (i.e., the rules for adding delay Symbols) so as to preserve all the crosstalk characteristics of the Compliance Pattern.

The error status Symbol is an 8b/10b data Symbol, maintained on a per-Lane basis, and defined in 8-bit domain in the following way:

- Receiver Error Count (Bits 6:0) Incremented on every Receiver error after the Pattern Lock bit becomes asserted.
- Pattern Lock (Bit 7) Asserted when the Lane locks to the incoming Modified Compliance Pattern.

# 4.2.10 Compliance Pattern in 128b/130b Encoding

The compliance pattern consists of the following repeating sequence of 36 or 37 Blocks

- 1. One block with a Sync Header of 01b followed by a 128-bit unscrambled payload of 64 1's followed by 64 0's
- 2. One block with a Sync Header of 01b followed by a 128-bit unscrambled payload of the following:

	Lane No modulo 8 = 0	Lane No modulo 8 = 1	Lane No modulo 8 = 2	Lane No modulo 8 = 3	Lane No modulo 8 = 4	Lane No modulo 8 = 5	Lane No modulo 8 = 6	Lane No modulo 8 = 7
Symbol 0	55h	FFh	FFh	FFh	55h	FFh	FFh	FFh
Symbol 1	55h	FFh	FFh	FFh	55h	FFh	FFh	FFh
Symbol 2	55h	00h	FFh	FFh	55h	FFh	FFh	FFh
Symbol 3	55h	00h	FFh	FFh	55h	FFh	F0h	F0h
Symbol 4	55h	00h	FFh	C0h	55h	FFh	00h	00h
Symbol 5	55h	00h	C0h	00h	55h	E0h	00h	00h
Symbol 6	55h	00h	00h	00h	55h	00h	00h	00h
Symbol 7	{P,~P}							
Symbol 8	00h	1Eh	2Dh	3Ch	4Bh	5Ah	69h	78h
Symbol 9	00h	55h	00h	00h	00h	55h	00h	F0h
Symbol 10	00h	55h	00h	00h	00h	55h	00h	00h
Symbol 11	00h	55h	00h	00h	00h	55h	00h	00h
Symbol 12	00h	55h	0Fh	0Fh	00h	55h	07h	00h
Symbol 13	00h	55h	FFh	FFh	00h	55h	FFh	00h
Symbol 14	00h	55h	FFh	FFh	7Fh	55h	FFh	00h
Symbol 15	00h	55h	FFh	FFh	FFh	55h	FFh	00h
Vo.	Р	Indicates th	e 4-bit encodi	ng of the Tran	smitter prese	t value being ı	used.	š.

3. One block with a Sync Header of 01b followed by a 128-bit unscrambled payload of the following:

Indicates the bit-wise inverse of P.

Key:

	Lane No modulo 8 = 0	Lane No modulo 8 = 1	Lane No modulo 8 = 2	Lane No modulo 8 = 3	Lane No modulo 8 = 4	Lane No modulo 8 = 5	Lane No modulo 8 = 6	Lane No modulo 8 = 7
Symbol 0	FFh	FFh	55h	FFh	FFh	FFh	55h	FFh
Symbol 1	FFh	FFh	55h	FFh	FFh	FFh	55h	FFh
Symbol 2	FFh	FFh	55h	FFh	FFh	FFh	55h	FFh
Symbol 3	F0h	F0h	55h	F0h	F0h	F0h	55h	F0h
Symbol 4	00h	00h	55h	00h	00h	00h	55h	00h
Symbol 5	00h	00h	55h	00h	00h	00h	55h	00h
Symbol 6	00h	00h	55h	00h	00h	00h	55h	00h
Symbol 7	{P,~P}							

	Lane No modulo 8 = 0	Lane No modulo 8 = 1	Lane No modulo 8 = 2	Lane No modulo 8 = 3	Lane No modulo 8 = 4	Lane No modulo 8 = 5	Lane No modulo 8 = 6	Lane No modulo 8 = 7
Symbol 8	00h	1Eh	2Dh	3Ch	4Bh	5Ah	69h	78h
Symbol 9	00h	00h	00h	55h	00h	00h	00h	55h
Symbol 10	00h	00h	00h	55h	00h	00h	00h	55h
Symbol 11	00h	00h	00h	55h	00h	00h	00h	55h
Symbol 12	FFh	0Fh	0Fh	55h	0Fh	0Fh	0Fh	55h
Symbol 13	FFh	FFh	FFh	55h	FFh	FFh	FFh	55h
Symbol 14	FFh	FFh	FFh	55h	FFh	FFh	FFh	55h
Symbol 15	FFh	FFh	FFh	55h	FFh	FFh	FFh	55h
Key:	P ~P	Indicates the 4-bit encoding of the Transmitter preset being used. Indicates the bit-wise inverse of P.						

- 4. One EIEOSQ
- 5. 32 Data Blocks, each with a payload of 16 IDL data Symbols (00h) scrambled

# First Two Blocks of the Compliance Pattern

The first block is a very low frequency pattern to help with measurement of the preset settings. The second block is to notify the Lane number and preset encoding the compliance pattern is using along with ensuring the entire compliance pattern is DC Balanced.

The payload in each Data Block is the output of the scrambler in that Lane (i.e., input data is 0b). The scrambler does not advance during the Sync Header bits. The scrambler is initialized when an EIEOS is transmitted. The Lane numbers used to determine the scrambling LFSR seed value depend on how Polling. Compliance is entered. If it is entered due to the Enter Compliance bit in the Link Control 2 register being set, then the Lane numbers are the numbers that were assigned to the Lanes and the Receiver Lane polarity to be used on each Lane is the Lane polarity inversion that was used in the most recent time that LinkUp was 1b. If a Lane was not part of the configured Link at that time, and for all other methods of entering Polling. Compliance, the Lane numbers are the default numbers assigned by the Port. These default numbers must be unique. For example, each Lane of a x16 Link must be assigned a unique Lane number between 0 to 15. The Data Blocks of the compliance pattern do not form a Data Stream and hence are exempt from the requirement of transmitting an SDS Ordered Set or EDS Token during Ordered Set Block to Data Block transition and vice-versa.

# Ordered Sets in Compliance and Modified Compliance Patterns in 128b/130b Encoding

The various Ordered Sets (e.g., EIEOS and SKP OS) follow the Ordered Set definition corresponding to the current Data Rate of operation. For example, at 32.0 GT/s Data Rate, the EIEOS is the 32.0 GT/s EIEOS; at 16.0 GT/s Data Rate, the EIEOS is the 16.0 GT/s EIEOS; whereas at 8.0 GT/s Data Rate, the EIEOS is the 8.0 GT/s EIEOS defined earlier. As defined in Section 4.2.7, the SKP Ordered Set is the Standard SKP Ordered Set.

## 4.2.11 Modified Compliance Pattern in 128b/130b Encoding

The modified compliance pattern, when not operating in <u>SRIS</u>, consists of repeating the following sequence of 65792 or 65793 Blocks:

- 1. One EIEOSQ
- 2. 256 Data Blocks, each with a payload of 16 Idle data Symbols (00h), scrambled
- 3. 255 sets of the following sequence:
  - i. One SKP Ordered Set
  - ii. 256 Data Blocks, each with a payload of 16 Idle data Symbols (00h), scrambled

The modified compliance pattern, when operating in <u>SRIS</u>, consists of repeating the following sequence of 67585 or 67586 Blocks:

- 1. One EIEOSQ
- 2. 2048 sets of the following sequence:
  - i. One SKP Ordered Set
  - ii. 32 Data Blocks, each with a payload of 16 Idle data Symbols (00h), scrambled

The payload in each Data Block is the output of the scrambler in that Lane (i.e., input data is 0b). The scrambler does not advance during the Sync Header bits. The scrambler is initialized when an EIEOS is transmitted. The Lane numbers used to determine the scrambling LFSR seed value depend on how Polling.Compliance is entered. If it is entered due to the Enter Compliance bit in the Link Control 2 register being set, then the Lane numbers are the numbers that were assigned to the Lanes and the Receiver Lane polarity to be used on each Lane is the Lane polarity inversion used in the most recent time that LinkUp was 1b. If a Lane was not part of the configured Link at that time, and for all other methods of entering Polling.Compliance, the Lane numbers are the default numbers assigned by the Port. These default numbers must be unique. For example, each Lane of a x16 Link must be assigned a unique Lane number from 0 to 15. The Data Blocks of the modified compliance pattern do not form a Data Stream and hence are exempt from the requirement of transmitting an SDS Ordered Set or EDS Token during Ordered Set Block to Data Block transition and vice-versa.

# 4.2.12 Jitter Measurement Pattern in 128b/130b

The jitter measurement pattern consists of repeating the following Block:

• Sync Header of 01b followed by a 128-bit unscrambled payload of 16 Symbols of 55h

This generates a pattern of alternating 1s and 0s for measuring the transmitter's jitter.

## 4.2.13 Lane Margining at Receiver

Lane Margining at Receiver, as defined in this Section, is mandatory for all Ports supporting a data rate of 16.0 GT/s or higher, including Pseudo Ports (Retimers). Lane Margining at Receiver enables system software to obtain the margin information of a given Receiver while the Link is in the L0 state. The margin information includes both voltage and time, in either direction from the current Receiver position. For all Ports that implement Lane Margining at Receiver, Lane Margining at Receiver for timing is required, while support of Lane Margining at Receiver for voltage is optional at 16.0 GT/s and required at 32.0 GT/s and higher data rates.

Lane Margining at Receiver begins when a Margin Command is received, the Link is operating at 16.0 GT/s Data Rate or higher, and the Link is in L0 state. Lane Margining at Receiver ends when either a Go to Normal Settings command is received, the Link changes speed, or the Link exits either the L0 or Recovery states. Lane Margining at Receiver optionally ends when certain error thresholds are exceeded. Lane Margining at Receiver is is permitted to be suspended while the Link is in Recovery for independent samplers.

Lane Margining at Receiver is not supported by PCIe Links operating at 2.5 GT/s, 5.0 GT/s, or 8.0 GT/s.

Software uses the per-Lane Margining Lane Control Register and Margining Lane Status Register in each Port (Downstream or Upstream) for sending Margin Commands and obtaining margin status information for the corresponding Receiver associated with the Port. For the Retimers, the commands to get information about the Receiver's capabilities and status and the commands to margin the Receiver are conveyed in the Control SKP Ordered Sets in the Downstream direction. The status and error reporting of the target Retimer Receiver is conveyed in the Control SKP Ordered Sets in the Upstream direction. Software controls margining in the Receiver of a Retimer by writing to the appropriate bits in the Margining Lane Control Register in the Downstream Port. The Downstream Port also updates the status information conveyed by the Retimer(s) in the Link through the Control SKP Ordered Set into its Margining Lane Status Register.

## 4.2.13.1 Receiver Number, Margin Type, Usage Model, and Margin Payload Fields

The contents of the four command fields of the Margining Lane Control Register in the Downstream Port are always reflected in the identical fields in the Downstream Control SKP Ordered Sets. The contents of the Upstream Control SKP Ordered Set received in the Downstream Port is always reflected in the corresponding status fields of the Margining Lane Status Register in the Downstream Port. The following table provides the bit placement of these fields in the Control SKP Ordered Set.

Complete I	Description							
Symbol	Usage Model = 0b	Usage Model ≠0b						
4*N+2	Bit 7: Margin Parity (see Table 4-23)  Bit 6: Usage Model = 0b: Lane Margining at Receiver  Bits [5:3]: Margin Type  Bits [2:0]: Receiver Number	Bit 7: Margin Parity (see Table 4-23)  Bit 6: Usage Model = 1b: Reserved Encoding  Bits [5:0]: Reserved						
4*N+3	Bits [7:0]: Margin Payload	Bits [7:0]: Reserved						

Table 4-25 Margin Command Related Fields in the Control SKP Ordered Set

Usage Model: An encoding of 0b indicates that the usage model is Lane Margining at Receiver. An encoding of 1b in this field is reserved for future usages.

If the Usage Model field is 1b, Bits [5:0] of Symbol 4N+2 and Bits [7:0] of Symbol 4N+3 are Reserved.

When evaluating received Control SKP Ordered Set for Margin Commands, all Receivers that do not comprehend the usage associated with <u>Usage Model</u> = 1b are required to ignore Bits[5:0] of Symbol 4N+2 and Bits[7:0] of Symbol 4N+3 of the Control SKP Ordered Set, if the Usage Model field is 1b.

## **IMPLEMENTATION NOTE**

# Potential future usage of Control SKP Ordered Set

The intended usage for the 15 bits of information in the Control SKP Ordered Set, as defined in Table 4-25 is Lane Margining at Receiver. However a single bit (Bit 7 of Symbol 4N+2) is Reserved for any future usage beyond Lane Margining at Receiver. If such a usage is defined in the future, this bit will be set to 1b and the remaining 14 bits can be defined as needed by the new usage model. Alternatively, Symbol 4N could use a different encoding than 78h for any future usage, permitting all bits in Symbols 4N+1, 4N+2, and 4N+3 to be defined for that usage model.

Receiver Number: Receivers are identified in Figure 4-35. The following Receiver Number encodings are used in the Downstream Port for Margin Commands targeting that Downstream Port or a Retimer below that Downstream Port:

#### 000b

Broadcast (Downstream Port Receiver and all Retimer Pseudo Port Receivers)

#### 001b

Rx(A) (Downstream Port Receiver)

#### 010b

Rx(B) (Retimer X or Z Upstream Pseudo Port Receiver)

#### 011b

Rx(C) (Retimer X or Z Downstream Pseudo Port Receiver)

#### 100b

Rx(D) (Retimer Y Upstream Pseudo Port Receiver)

#### 101b

Rx(E) (Retimer Y Downstream Pseudo Port Receiver)

#### 110b

Reserved

#### 111b

Reserved


The following Receiver Number encodings are used in the Upstream Port for Margin Commands targeting that Upstream Port:

**000b** Broadcast (Upstream Port Receiver)

**001b** Reserved

**010b** Reserved

011b	Reserved
100b	Reserved
101b	Reserved
110b	Rx (F) (Upstream Port Receiver)
111b	Reserved



(Various System Topologies with or without Retimers)

Figure 4-35 Receiver Number Assignment

Margin Type and Margin Payload: The Margin Type field together with a valid Receiver Number(s), associated with the Margin Type encoding, and specific Margin Payload field define various commands used for margining (referred to as *Margin Command*). Table 4-26 defines the encodings of valid Margin Commands along with the corresponding responses, used in both the Control SKP Ordered Sets as well as the Margining Lane Control Register and Margining Lane Status Register. Margin commands that are always broadcast will use the broadcast encoding for the Receiver Number, even when only one Receiver is the target (e.g., UP or a DP in a Link with no Retimers). The Receiver Number field in the response to a Margin Command other than No Command reflects the number of the Receiver that is responding, even for a Margin Command that is broadcast. The Margin Commands go Downstream whereas the responses go Upstream in the Control SKP Ordered Sets. The responses reflect the Margin Type to which the target Receiver is responding. The Receiver Number field of the response corresponds to the target Receiver that is responding. The various parameters such as MsampleCount used here are defined in Section 8.4.4. All the unused encodings described below are Reserved and must not considered to be a valid Margin Command.

Table 4-26 Margin Commands and Corresponding Responses

Command					Response		
Margin Command	Margin Type [2:0]	Valid Receiver Number(s) [2:0]	Margin Payload [7:0]	Margin Type [2:0]	Margin Payload [7:0]		
No Command	111b	000b	9Ch  (No Command is also an independent command in Upstream direction. The expected Response is No Command with the Receiver Number = 000b.)				
Access Retimer register (Optional)	001b	010b, 100b	Register offset in bytes: 00h - 87h, A0h - FFh	001b	Register value, if supported. Target Receiver on Retimer returns 00h if it does not support accessing its registers.		
Report Margin Control Capabilities	001b	001b through 110b	88h	001b	Margin Payload[7:5] = Reserved;  Margin Payload[4:0] = {M <sub>IndErrorSampler</sub> ,  MSampleReportingMethod, MIndLeftRightTiming,  MIndUpDownVoltage, MVoltageSupported}		
Report MNumVoltageSteps	001b	001b through 110b	89h	001b	Margin Payload [7] = Reserved  Margin Payload [6:0] = M <sub>NumVoltageSteps</sub>		
Report MNumTimingSteps	001b	001b through 110b	8Ah	001b	Margin Payload [7:6] = Reserved  Margin Payload [5:0] = MNumTimingSteps		
Report M <sub>MaxTiming</sub> Offset	001b	001b through 110b	8Bh	001b	Margin Payload [7] = Reserved  Margin Payload [6:0] = M <sub>MaxTimingOffset</sub>		
Report M <sub>MaxVoltage</sub> Offset	001b	001b through 110b	8Ch	001b	Margin Payload [7] = Reserved  Margin Payload [6:0] = M <sub>MaxVoltageOffset</sub>		
Report MsamplingRateVoltage	001b	001b through 110b	8Dh	001b	Margin Payload [7:6] = Reserved  Margin Payload [5:0] = {MSamplingRateVoltage [5:0]}		
Report MsamplingRateTiming	001b	001b through 110b	8Eh	001b	Margin Payload [7:6] = Reserved  Margin Payload [5:0] = {MSamplingRateTiming [5:0]}		

Command					Response
Margin Command	Margin Type [2:0]	Valid Receiver Number(s) [2:0]	Margin Payload [7:0]	Margin Type [2:0]	Margin Payload [7:0]
Report MSampleCount	001b	001b through 110b	8Fh	001b	Margin Payload [7] = Reserved  Margin Payload [6:0] = MSampleCount
Report M <sub>MaxLanes</sub>	001b	001b through 110b	90h	001b	Margin Payload [7:5] = Reserved  Margin Payload [4:0] = M <sub>MaxLanes</sub>
Report Reserved	001b	001b through 110b	91-9Fh	001b	Margin Payload[7:0] = Reserved
Set Error Count Limit	010b	001b through 110b	Margin Payload [7:6] = 11b  Margin Payload[5:0] = Error Count Limit	010b	Margin Payload [7:6] = 11b  Margin Payload [5:0] = Error Count Limit registered by the target Receiver
Go to Normal Settings	010b	000b through 110b	0Fh	010b	0Fh
Clear Error Log	010b	000b through 110b	55h	010b	55h
Step Margin to timing offset to right/left of default	011b	001b through 110b	See <u>Section</u> 4.2.13.1.2	011b	Margin Payload[7:6] =  Step Margin Execution Status (see Section 4.2.13.1.1 )  Margin Payload[5:0] = MErrorCount
Step Margin to voltage offset to up/ down of default	100b	001b through 110b	See <u>Section</u> 4.2.13.1.2	100b	Margin Payload[7:6] =  Step Margin Execution Status (see Section 4.2.13.1.1 )  Margin Payload[5:0] = MErrorCount
Vendor Defined	101b	001b through 110b	Vendor Defined	101b	Vendor Defined

Note:

Command				Response		
Margin Command	Margin Type [2:0]	Valid Receiver Number(s) [2:0]	Margin Payload [7:0]	Margin Type [2:0]	Margin Payload [7:0]	

<sup>1.</sup> The term **Step Margin** command is used to refer to either a <u>Step Margin to timing offset to right/left of default</u> or a <u>Step Margin to voltage offset to up/down of default command.</u>

## 4.2.13.1.1 Step Margin Execution Status

The Step Margin Execution Status used in Table 4-26 is a 2-bit field defined as follows:

#### 11b

NAK. Indicates that an unsupported Lane Margining command was issued. For example, timing margin beyond  $\pm 0.2$  UI.  $M_{ErrorCount}$  is 0.

#### 10b

Margining in progress. The Receiver is executing a <u>Step Margin</u> command.  $\underline{\mathsf{M}_{\mathsf{ErrorCount}}}$  reflects the number of errors detected as defined in Section 8.4.4 .

#### 01b

Set up for margin in progress. This indicates the Receiver is getting ready but has not yet started executing a  $\underline{\text{Step}}$  Margin command.  $\underline{\text{M}}_{\text{ErrorCount}}$  is 0.

#### 00b

Too many errors - Receiver autonomously went back to its default settings.  $\underline{\mathsf{M}_{\mathsf{ErrorCount}}}$  reflects the number of errors detected as defined in Section 8.4.4 . Note that  $\underline{\mathsf{M}_{\mathsf{ErrorCount}}}$  might be greater than Error Count Limit.

#### 4.2.13.1.2 Margin Payload for Step Margin Commands

For the Step Margin to timing offset to right/left of default command, the Margin Payload field is defined as follows:

- · Margin Payload [7]: Reserved.
- If  $M_{IndLeftRightTiming}$  for the targeted Receiver is Set:
  - Margin Payload [6] indicates whether the <u>Margin Command</u> is right vs left. A 0b indicates to move the Receiver to the right of the normal setting whereas a 1b indicates to move the Receiver to the left of the normal setting.
  - Margin Payload [5:0] indicates the number of steps to the left or right of the normal setting.
- If MIndLeftRightTiming for the targeted Receiver is Clear:
  - Margin Payload [6]: Reserved
  - Margin Payload [5:0] indicates the number of steps beyond the normal setting.

For the Step Margin to voltage offset to up/down of default command, the Margin Payload field is defined as follows:

• If M<sub>IndUpDownVoltage</sub> for the targeted Receiver is Set:

- Margin Payload [7] indicates whether the <u>Margin Command</u> is up vs down. A 0b indicates to move the Receiver up from the normal setting whereas a 1b indicates to move the Receiver down from the normal setting.
- Margin Payload [6:0] indicates the number of steps up or down from the normal setting.
- If M<sub>IndUpDownVoltage</sub> for the targeted Receiver is Clear:
  - Margin Payload [7]: Reserved
  - Margin Payload [6:0] indicates the number of steps beyond the normal setting.

## 4.2.13.2 Margin Command and Response Flow

Each Receiver advertises its capabilities as defined in Section 8.4.4. The Receiver being margined must report the number of errors that are consistent with data samples occurring at the indicated location for margining. For simplicity, the Margin Commands and requirements are described in terms of moving the data sampler location though the actual margining method may be implementation specific. For example, the timing margin could be implemented on the actual data sampler or an independent/error sampler. Further, the timing margin can be implemented by injecting an appropriate amount of stress/jitter to the data sample location, or by actually moving the data/error sample location. When an independent data/error sampler is used, the errors encountered with the independent data/error sampler must be reported in MerrorCount even though the Link may not experience any errors. To margin a Receiver, Software moves the target Receiver to a voltage/timing offset from its default sampling position.

The following rules must be followed:

- Every Retimer Upstream Pseudo Port Receiver and the Downstream Port Receiver must compute the Margin CRC and Margin Parity bits and compare against the received Margin CRC and Margin Parity bits. Any mismatch must result in ignoring the contents of Symbols 4N+2 and 4N+3. A Downstream Port Receiver must report Margin CRC and Margin Parity errors in the Lane Error Status Register (see Section 7.7.3.3).
- The Upstream Port Receiver is permitted to ignore the Margin CRC bits, Margin Parity bits, and all bits in the Symbols 4N+2 and 4N+3 of the Control SKP Ordered Set. If it checks Margin CRC and Margin Parity, any mismatch must be reported in the Lane Error Status Register.
- The Downstream Port must transmit Control SKP Ordered Sets in each Lane, with the Margin Type, Receiver Number, Usage Model, and Margin Payload fields reflecting the corresponding control fields in the Margining Lane Control Register. Any Control SKP Ordered Set transmitted more than 10 µs after the Configuration Write Completion must reflect the Margining Lane Control Register values written by that Configuration Write.
  - This requirement applies regardless of the values in the Margining Lane Control Register.
  - This requirement applies regardless of the number of Retimer(s) in the Link.
- For Control SKP Ordered Sets received by the Upstream Pseudo Port, a Retimer Receiver is the target of a valid Margin Command, if all of the following conditions are true:
  - the Margin Type is not No Command
  - the Receiver Number is the number assigned to the Receiver, or Margin Type is either Clear Error Log or Go to Normal Settings and the Receiver Number is 'Broadcast'.
  - the Usage Model field is 0b
  - the Margin Type, Receiver Number, and Margin Payload fields are consistent with the definitions in Table 4-25 and Table 4-26
  - the Margin CRC check and Margin Parity check pass.
- For Upstream and Downstream Ports, a Receiver is the target of a valid Margin Command, if all of the following conditions are true for its Margining Lane Control Register: