22 May 2019

Copyright © 2002-2019 PCI-SIG ®

PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. All other product names are trademarks, registered trademarks, or servicemarks of their respective owners.

Contact PCI-SIG Membership Services for questions about membership in the PCI-SIG or to obtain the latest revision of this specification. Contact PCI-SIG Technical Support for technical questions about this specification.

DISCLAIMER

PCI-SIG disclaims all warranties and liability for the use of this document and the information contained herein and assumes no responsibility for any errors that may appear in this document, nor does PCI-SIG make a commitment to update the information contained herein.

This PCI Specification is provided "as is" without any warranties of any kind, including any warranty of merchantability, non-infringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification, or sample. PCI-SIG disclaims all liability for infringement of proprietary rights, relating to use of information in this specification. This document itself may not be modified in any way, including by removing the copyright notice or references to PCI-SIG. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein. PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. All other product names are trademarks, registered trademarks, or servicemarks of their respective owners.

Table of Contents

1.	Introduc	tion	89
1.1	A Third 0	Generation I/O Interconnect	89
1.2	PCI Expr	ess Link	90
1.3	PCI Expr	ess Fabric Topology	92
1.	.3.1 Roc	ot Complex	92
1.	.3.2 End	lpoints	93
	1.3.2.1	Legacy Endpoint Rules	93
	1.3.2.2	PCI Express Endpoint Rules	94
	1.3.2.3	Root Complex Integrated Endpoint Rules	94
1.	.3.3 Swi	tch	95
1.	.3.4 Roc	ot Complex Event Collector	96
1.	.3.5 PCI	Express to PCI/PCI-X Bridge	96
1.4	Hardwai	re/Software Model for Discovery, Configuration and Operation	96
1.5	PCI Expr	ess Layering Overview	97
1.	.5.1 Tra	nsaction Layer	99
1.	.5.2 Dat	a Link Layer	99
1.	.5.3 Phy	rsical Layer	99
1.	.5.4 Lay	er Functions and Services	100
	1.5.4.1	Transaction Layer Services	100
	1.5.4.2	Data Link Layer Services	101
	1.5.4.3	Physical Layer Services	101
	1.5.4.4	Inter-Layer Interfaces	102
	1.5.4.4	4.1 Transaction/Data Link Interface	102
	1.5.4.4	1.2 Data Link/Physical Interface	102
2.		ion Layer Specification	
		ion Layer Overview	
2.		Iress Spaces, Transaction Types, and Usage	
	2.1.1.1	Memory Transactions	
	2.1.1.2	I/O Transactions	
	2.1.1.3	Configuration Transactions	
	2.1.1.4	Message Transactions	
		ket Format Overview	
		ion Layer Protocol - Packet Definition	
		nmon Packet Header Fields	
		s with Data Payloads - Rules	
		Digest Rules	
2.		iting and Addressing Rules	
	2.2.4.1	Address-Based Routing Rules	
	2.2.4.2	ID Based Routing Rules	
		t/Last DW Byte Enables Rules	
2.		nsaction Descriptor	
	2.2.6.1	Overview	
	2.2.6.2	Transaction Descriptor - Transaction ID Field	
	2.2.6.3	Transaction Descriptor - Attributes Field	
	2.2.6.4	Relaxed Ordering and ID-Based Ordering Attributes	
	2.2.6.5	No Snoop Attribute	126

2.2.6.6	Transaction Descriptor - Traffic Class Field	127
2.2.7 Men	nory, I/O, and Configuration Request Rules	127
2.2.7.1	TPH Rules	131
2.2.8 Mes	sage Request Rules	133
2.2.8.1	INTx Interrupt Signaling - Rules	135
2.2.8.2	Power Management Messages	139
2.2.8.3	Error Signaling Messages	140
2.2.8.4	Locked Transactions Support	141
2.2.8.5	Slot Power Limit Support	142
2.2.8.6	Vendor_Defined Messages	143
2.2.8.6	.1 PCI-SIG-Defined VDMs	144
2.2.8.6	8 8	
2.2.8.6		
2.2.8.6	8-7	
2.2.8.6	,	
2.2.8.7	Ignored Messages	
2.2.8.8	Latency Tolerance Reporting (LTR) Message	
2.2.8.9	Optimized Buffer Flush/Fill (OBFF) Message	
	Precision Time Measurement (PTM) Messages	
	pletion Rules	
	Prefix Rules	
	Local TLP Prefix Processing	
	1.1 Vendor Defined Local TLP Prefix	
	End-End TLP Prefix Processing	
	2.1 Vendor Defined End-End TLP Prefix	
	2.2 Root Ports with End-End TLP Prefix Supported	
_	of Received TLPs	
	uest Handling Rules	
	Data Return for Read Requests	
	pletion Handling Rules	
	on Ordering	
	saction Ordering Rules	
	ate Ordering and Granularity Observed by a Read Transaction	
	ate Ordering and Granularity Provided by a Write Transaction	
	nannel (VC) Mechanism	
	al Channel Identification (VC ID)	
	o VC Mappingnd TC Rules	
	and Receive Buffer Flow Control	
_	Control Rules	
2.6.1.1	FC Information Tracked by Transmitter	
2.6.1.1	FC Information Tracked by Receiver	
	grity	
	C Rules	
	r Forwarding	
2.7.2 1110	Error Forwarding Usage Model	
2.7.2.1	Rules For Use of Data Poisoning	
	on Timeout Mechanism	
•	us Dependencies	
	saction Layer Behavior in DL_Down Status	

2.9.2 Transaction Layer Behavior in DL_Up Status	206
2.9.3 Transaction Layer Behavior During Downstream Port Containment	206
3. Data Link Layer Specification	200
3.1 Data Link Layer Overview	
3.2 Data Link Control and Management State Machine	
3.2.1 Data Link Control and Management State Machine Rules	
3.3 Data Link Feature Exchange	
3.4 Flow Control Initialization Protocol	
3.4.1 Flow Control Initialization State Machine Rules	
3.4.2 Scaled Flow Control	
3.5 Data Link Layer Packets (DLLPs)	
3.5.1 Data Link Layer Packet Rules	
3.6 Data Integrity Mechansisms	227
3.6.1 Introduction	227
3.6.2 LCRC, Sequence Number, and Retry Management (TLP Transmitter)	228
3.6.2.1 LCRC and Sequence Number Rules (TLP Transmitter)	228
3.6.2.2 Handling of Received DLLPs	
3.6.3 LCRC and Sequence Number (TLP Receiver)	238
3.6.3.1 LCRC and Sequence Number Rules (TLP Receiver)	239
4. Physical Layer Logical Block	
4.1 Introduction	
4.2 Logical Sub-block	
4.2.1 Encoding for 2.5 GT/s and 5.0 GT/s Data Rates	
4.2.1.1 Symbol Encoding	
4.2.1.1.1 Serialization and De-serialization of Data	
4.2.1.1.2 Special Symbols for Framing and Link Management (K Codes)	
4.2.1.1.3 8b/10b Decode Rules	
4.2.1.2 Framing and Application of Symbols to Lanes	
4.2.1.3 Data Scrambling	
4.2.2.1 Lane Level Encoding	
4.2.2.2 Ordered Set Blocks	
4.2.2.2.1 Block Alignment	
4.2.2.3 Data Blocks	
4.2.2.3.1 Framing Tokens	
4.2.2.3.2 Transmitter Framing Requirements	
4.2.2.3.3 Receiver Framing Requirements	
4.2.2.3.4 Recovery from Framing Errors	
4.2.2.4 Scrambling	
4.2.2.5 Precoding	
4.2.2.6 Loopback with 128b/130b Code	
4.2.3 Link Equalization Procedure for 8.0 GT/s and Higher Data Rates	
4.2.3.1 Rules for Transmitter Coefficients	
4.2.3.2 Encoding of Presets	
4.2.4 Link Initialization and Training	
4.2.4.1 Training Sequences	
4.2.4.2 Alternate Protocol Negotiation	
4.2.4.3 Electrical Idle Sequences (EIOS)	

4.2.4.4	Inferring Electrical Idle	305
4.2.4.5	Lane Polarity Inversion	306
4.2.4.6	Fast Training Sequence (FTS)	306
4.2.4.7	Start of Data Stream Ordered Set (SDS Ordered Set)	308
4.2.4.8	Link Error Recovery	309
4.2.4.9	Reset	309
4.2.4.9	.1 Fundamental Reset	309
4.2.4.9	.2 Hot Reset	310
4.2.4.10	Link Data Rate Negotiation	310
4.2.4.11	Link Width and Lane Sequence Negotiation	310
4.2.4.1	1.1 Required and Optional Port Behavior	310
4.2.4.12	Lane-to-Lane De-skew	311
4.2.4.13	Lane vs. Link Training	312
4.2.5 Link	Training and Status State Machine (LTSSM) Descriptions	312
4.2.5.1	Detect Overview	313
4.2.5.2	Polling Overview	313
4.2.5.3	Configuration Overview	313
4.2.5.4	Recovery Overview	313
4.2.5.5	L0 Overview	314
4.2.5.6	L0s Overview	314
4.2.5.7	L1 Overview	314
4.2.5.8	L2 Overview	314
4.2.5.9	Disabled Overview	314
4.2.5.10	Loopback Overview	314
	Hot Reset Overview	
	Training and Status State Rules	
4.2.6.1	Detect	
4.2.6.1	.1 Detect.Quiet	317
4.2.6.1		
4.2.6.2		
4.2.6.2		
4.2.6.2		
4.2.6.2		
4.2.6.2		
4.2.6.3	Configuration	
4.2.6.3		
	5.3.1.1 Downstream Lanes	
	5.3.1.2 Upstream Lanes	
4.2.6.3	·	
	5.3.2.1 Downstream Lanes	
	5.3.2.2 Upstream Lanes	
4.2.6.3	·	
	5.3.3.1 Downstream Lanes	
	5.3.3.2 Upstream Lanes	
4.2.6.3	·	
	5.3.4.1 Downstream Lanes	
	5.3.4.2 Upstream Lanes	
4.2.6.3	·	
	5.3.5.1 Downstream Lanes	
	5.3.5.2 Upstream Lanes	
4.2.0	J.J.J.Z Opsucani Lancs	

4.2.6.3.6 Configuration.Idle	337
4.2.6.4 Recovery	340
4.2.6.4.1 Recovery.RcvrLock	340
4.2.6.4.2 Recovery.Equalization	346
4.2.6.4.2.1 Downstream Lanes	347
4.2.6.4.2.1.1 Phase 1 of Transmitter Equalization	347
4.2.6.4.2.1.2 Phase 2 of Transmitter Equalization	349
4.2.6.4.2.1.3 Phase 3 of Transmitter Equalization	
4.2.6.4.2.2 Upstream Lanes	
4.2.6.4.2.2.1 Phase 0 of Transmitter Equalization	352
4.2.6.4.2.2.2 Phase 1 of Transmitter Equalization	353
4.2.6.4.2.2.3 Phase 2 of Transmitter Equalization	354
4.2.6.4.2.2.4 Phase 3 of Transmitter Equalization	356
4.2.6.4.3 Recovery.Speed	
4.2.6.4.4 Recovery.RcvrCfg	358
4.2.6.4.5 Recovery.Idle	363
4.2.6.5 L0	366
4.2.6.6 L0s	367
4.2.6.6.1 Receiver L0s	
4.2.6.6.1.1 Rx_L0s.Entry	
4.2.6.6.1.2 Rx_L0s.Idle	368
4.2.6.6.1.3 Rx_L0s.FTS	368
4.2.6.6.2 Transmitter L0s	
4.2.6.6.2.1 Tx_L0s.Entry	
4.2.6.6.2.2 Tx_L0s.Idle	
4.2.6.6.2.3 Tx_L0s.FTS	
4.2.6.7 L1	
4.2.6.7.1 L1.Entry	
4.2.6.7.2 L1.ldle	
4.2.6.8 L2	
4.2.6.8.1 L2.Idle	
4.2.6.8.2 L2.TransmitWake	
4.2.6.9 Disabled	
4.2.6.10 Loopback	
4.2.6.10.1 Loopback.Entry	
4.2.6.10.2 Loopback.Active	
4.2.6.10.3 Loopback.Exit	
4.2.6.11 Hot Reset	
4.2.7 Clock Tolerance Compensation	
4.2.7.1 SKP Ordered Set for 8b/10b Encoding	
4.2.7.2 SKP Ordered Set for 128b/130b Encoding	
4.2.7.3 Rules for Transmitters	
4.2.7.4 Rules for Receivers	
4.2.8 Compliance Pattern in 8b/10b Encoding	
4.2.9 Modified Compliance Pattern in 8b/10b Encoding	
4.2.10 Compliance Pattern in 128b/130b Encoding	
4.2.11 Modified Compliance Pattern in 128b/130b Encoding	
4.2.12 Jitter Measurement Pattern in 128b/130b	
4.2.13 Lane Margining at Receiver	
4.2.13.1 Receiver Number, Margin Type, Usage Model, and Margin Payload Fields	394

4.2.13.1.1 Step Margin Execution Status	399
4.2.13.1.2 Margin Payload for Step Margin Commands	399
4.2.13.2 Margin Command and Response Flow	400
4.2.13.3 Receiver Margin Testing Requirements	
4.3 Retimers	
4.3.1 Retimer Requirements	
4.3.2 Supported Retimer Topologies	
4.3.3 Variables	
4.3.4 Receiver Impedance Propagation Rules	
4.3.5 Switching Between Modes	
4.3.6 Forwarding Rules	
4.3.6.1 Forwarding Type Rules	
4.3.6.3 Electrical Idle Exit Rules	
4.3.6.4 Data Rate Change and Determination Rules	
4.3.6.5 Electrical Idle Entry Rules	
4.3.6.6 Transmitter Settings Determination Rules	
4.3.6.7 Ordered Set Modification Rules	
4.3.6.8 DLLP, TLP, and Logical Idle Modification Rules	
4.3.6.9 8b/10b Encoding Rules	
4.3.6.10 8b/10b Scrambling Rules	
4.3.6.11 Hot Reset Rules	
4.3.6.12 Disable Link Rules	
4.3.6.13 Loopback	422
4.3.6.14 Compliance Receive Rules	423
4.3.6.15 Enter Compliance Rules	424
4.3.7 Execution Mode Rules	427
4.3.7.1 CompLoadBoard Rules	427
4.3.7.1.1 CompLoadBoard.Entry	427
4.3.7.1.2 CompLoadBoard.Pattern	427
4.3.7.1.3 CompLoadBoard.Exit	428
4.3.7.2 Link Equalization Rules	429
4.3.7.2.1 Downstream Lanes	429
4.3.7.2.1.1 Phase 2	429
4.3.7.2.1.2 Phase 3 Active	
4.3.7.2.1.3 Phase 3 Passive	
4.3.7.2.2 Upstream Lanes	
4.3.7.2.2.1 Phase 2 Active	
4.3.7.2.2.2 Phase 2 Passive	
4.3.7.2.2.3 Phase 3	
4.3.7.2.3 Force Timeout	
4.3.7.3 Slave Loopback	
4.3.7.3.1 Slave Loopback.Entry	
4.3.7.3.2 Slave Loopback.Entry	
4.3.7.3.3 Slave Loopback.Active	
•	
4.3.8 Retimer Latency	
4.3.8.1 Measurement	
4.3.8.2 Maximum Limit on Retimer Latency	
4.3.8.3 Impacts on Upstream and Downstream Ports	
4.3.9 SRIS	433

4.3.10 L1 PM Substates Support	434
4.3.11 Retimer Configuration Parameters	436
4.3.11.1 Global Parameters	437
4.3.11.2 Per Physical Pseudo Port Parameters	
4.3.12 In Band Register Access	
5. Power Management	439
5.1 Overview	439
5.2 Link State Power Management	440
5.3 PCI-PM Software Compatible Mechanisms	444
5.3.1 Device Power Management States (D-States) of a Function	444
5.3.1.1 D0 State	445
5.3.1.2 D1 State	445
5.3.1.3 D2 State	445
5.3.1.4 D3 State	446
5.3.1.4.1 D3 _{Hot} State	447
5.3.1.4.2 D3 _{Cold} State	448
5.3.2 PM Software Control of the Link Power Management State	449
5.3.2.1 Entry into the L1 State	450
5.3.2.2 Exit from L1 State	453
5.3.2.3 Entry into the L2/L3 Ready State	454
5.3.3 Power Management Event Mechanisms	454
5.3.3.1 Motivation	454
5.3.3.2 Link Wakeup	455
5.3.3.2.1 PME Synchronization	456
5.3.3.3 PM_PME Messages	458
5.3.3.3.1 PM_PME "Backpressure" Deadlock Avoidance	458
5.3.3.4 PME Rules	458
5.3.3.5 PM_PME Delivery State Machine	459
5.4 Native PCI Express Power Management Mechanisms	460
5.4.1 Active State Power Management (ASPM)	460
5.4.1.1 LOs ASPM State	462
5.4.1.1.1 Entry into the LOs State	463
5.4.1.1.2 Exit from the L0s State	464
5.4.1.2 L1 ASPM State	464
5.4.1.2.1 ASPM Entry into the L1 State	465
5.4.1.2.2 Exit from the L1 State	471
5.4.1.3 ASPM Configuration	474
5.4.1.3.1 Software Flow for Enabling or Disabling ASPM	477
5.5 L1 PM Substates	478
5.5.1 Entry conditions for L1 PM Substates and L1.0 Requirements	482
5.5.2 L1.1 Requirements	
5.5.2.1 Exit from L1.1	
5.5.3 L1.2 Requirements	
5.5.3.1 L1.2.Entry	485
5.5.3.2 L1.2.Idle	
5.5.3.3 L1.2.Exit	
5.5.3.3.1 Exit from L1.2	
5.5.4 L1 PM Substates Configuration	
5.5.5 L1 PM Substates Timing Parameters	488

5.5.6 Link Activation	190
5.6 Auxiliary Power Support	
5.7 Power Management System Messages and DLLPs	
5.8 PCI Function Power State Transitions	
5.9 State Transition Recovery Time Requirements	
· · · · · · · · · · · · · · · · · · ·	
5.10 PCI Bridges and Power Management	
5.10.1 Switches and PCI Express to PCI Bridges	
5.11 Power Management Events	494
6. System Architecture	405
6. System Architecture	
6.1.1 Rationale for PCI Express Interrupt Model	
6.1.2 PCI-compatible INTx Emulation	
6.1.3 INTx Emulation Software Model	
6.1.4 MSI and MSI-X Operation	
6.1.4.1 MSI Configuration	
6.1.4.2 MSI-X Configuration	
6.1.4.3 Enabling Operation	
6.1.4.4 Sending Messages	
6.1.4.5 Per-vector Masking and Function Masking	
6.1.4.6 Hardware/Software Synchronization	
6.1.4.7 Message Transaction Reception and Ordering Requirements	
6.1.5 PME Support	
6.1.6 Native PME Software Model	
6.1.7 Legacy PME Software Model	
6.1.8 Operating System Power Management Notification	
6.1.9 PME Routing Between PCI Express and PCI Hierarchies	
6.2 Error Signaling and Logging	
6.2.1 Scope	
6.2.2 Error Classification	
6.2.2.1 Correctable Errors	506
6.2.2.2 Uncorrectable Errors	507
6.2.2.2.1 Fatal Errors	507
6.2.2.2.2 Non-Fatal Errors	507
6.2.3 Error Signaling	507
6.2.3.1 Completion Status	507
6.2.3.2 Error Messages	507
6.2.3.2.1 Uncorrectable Error Severity Programming (Advanced Error Reporting)	509
6.2.3.2.2 Masking Individual Errors	509
6.2.3.2.3 Error Pollution	509
6.2.3.2.4 Advisory Non-Fatal Error Cases	510
6.2.3.2.4.1 Completer Sending a Completion with UR/CA Status	510
6.2.3.2.4.2 Intermediate Receiver	511
6.2.3.2.4.3 Ultimate PCI Express Receiver of a Poisoned TLP	
6.2.3.2.4.4 Requester with Completion Timeout	
6.2.3.2.4.5 Receiver of an Unexpected Completion	
6.2.3.2.5 Requester Receiving a Completion with UR/CA Status	
6.2.3.3 Error Forwarding (Data Poisoning)	
6.2.3.4 Optional Error Checking	
6.2.4 Error Logging	
00 0	

6.2.4.1 R	oot Complex Considerations (Advanced Error Reporting)	514
6.2.4.1.1	Error Source Identification	514
6.2.4.1.2	Interrupt Generation	514
6.2.4.2 N	Iultiple Error Handling (Advanced Error Reporting Capability)	515
6.2.4.3 A	dvisory Non-Fatal Error Logging	516
6.2.4.4 T	LP Prefix Logging	517
6.2.5 Seque	nce of Device Error Signaling and Logging Operations	517
6.2.6 Error l	Message Controls	519
6.2.7 Error l	isting and Rules	520
6.2.7.1 C	onventional PCI Mapping	524
6.2.8 Virtua	l PCI Bridge Error Handling	524
	rror Message Forwarding and PCI Mapping for Bridge - Rules	
	al Errors	
6.2.10 Downs	stream Port Containment (DPC)	526
	PC Interrupts	
	PC ERR_COR Signaling	
	oot Port Programmed I/O (RP PIO) Error Controls	
	oftware Triggering of DPC	
	L_Active ERR_COR Signaling	
	nnel Support	
	uction and Scope	
	Mapping and Example Usage	
•	pitration	
	raffic Flow and Switch Arbitration Model	
	C Arbitration - Arbitration Between VCs	
6.3.3.2.1		
6.3.3.2.2		
	ort Arbitration - Arbitration Within VC	
	Iulti-Function Devices and Function Arbitration	
	onous Support	
	ules for Software Configuration	
	ules for Requesters	
	ules for Completers	
	ules for Switches and Root Complexes	
	ules for Multi-Function Devicesules for Multi-Function Devices	547
	chronization	
	nsactions	
	uction	
	ion and Propagation of Locked Transactions - Rules	
	nes and Lock - Rules	
	press/PCI Bridges and Lock - Rules	
	Complex and Lock - Rules	
	y Endpoints	
	press Endpoints	
•	s Reset - Rules	
	ntional Reset	
	on Level Reset (FLR)	
•	s Native Hot-Plug	
	nts of Hot-Plug	
6.7.1.1 Ir	ndicators	558

6.7.1.1		
6.7.1.1		
6.7.1.2	Manually-operated Retention Latch (MRL)	
6.7.1.3	MRL Sensor	
6.7.1.4	Electromechanical Interlock	561
6.7.1.5	Attention Button	
6.7.1.6	Software User Interface	562
6.7.1.7	Slot Numbering	562
6.7.1.8	Power Controller	
6.7.2 Regi	sters Grouped by Hot-Plug Element Association	563
6.7.2.1	Attention Button Registers	563
6.7.2.2	Attention Indicator Registers	563
6.7.2.3	Power Indicator Registers	563
6.7.2.4	Power Controller Registers	
6.7.2.5	Presence Detect Registers	564
6.7.2.6	MRL Sensor Registers	564
6.7.2.7	Electromechanical Interlock Registers	564
6.7.2.8	Command Completed Registers	564
6.7.2.9	Port Capabilities and Slot Information Registers	
6.7.2.10	Hot-Plug Interrupt Control Register	565
6.7.3 PCI	Express Hot-Plug Events	565
6.7.3.1	Slot Events	565
6.7.3.2	Command Completed Events	566
6.7.3.3	Data Link Layer State Changed Events	566
6.7.3.4	Software Notification of Hot-Plug Events	
6.7.4 Syst	em Firmware Intermediary (SFI) Support	568
6.7.4.1	SFI ERR_COR Event Signaling	568
6.7.4.2	SFI Downstream Port Filtering (DPF)	568
6.7.4.3	SFI CAM	569
6.7.4.4	SFI Interactions with Readiness Notifications	570
6.7.4.5	SFI Suppression of Hot-Plug Surprise Functionality	571
6.7.5 Firm	ware Support for Hot-Plug	572
6.7.6 Asyr	nc Removal	572
6.8 Power Bu	ıdgeting Capability	573
6.8.1 Syst	em Power Budgeting Process Recommendations	573
6.9 Slot Pow	er Limit Control	574
6.10 Root Con	nplex Topology Discovery	577
6.11 Link Spe	ed Management	579
6.12 Access Co	ontrol Services (ACS)	580
6.12.1 ACS	Component Capability Requirements	581
6.12.1.1	ACS Downstream Ports	581
6.12.1.2	ACS Functions in SR-IOV Capable and Multi-Function Devices	584
6.12.1.3	Functions in Single-Function Devices	585
6.12.2 Inte	operability	586
6.12.3 ACS	Peer-to-Peer Control Interactions	586
6.12.4 ACS	Enhanced Capability	587
	Violation Error Handling	
	Redirection Impacts on Ordering Rules	
	Completions Passing Posted Requests	
	Requests Passing Posted Requests	

6.13 Alternative Routing-ID Interpretation (ARI)	590
6.14 Multicast Operations	593
6.14.1 Multicast TLP Processing	594
6.14.2 Multicast Ordering	596
6.14.3 Multicast Capability Structure Field Updates	597
6.14.4 MC Blocked TLP Processing	597
6.14.5 MC_Overlay Mechanism	597
6.15 Atomic Operations (AtomicOps)	600
6.15.1 AtomicOp Use Models and Benefits	601
6.15.2 AtomicOp Transaction Protocol Summary	602
6.15.3 Root Complex Support for AtomicOps	603
6.15.3.1 Root Ports with AtomicOp Completer Capabilities	603
6.15.3.2 Root Ports with AtomicOp Routing Capability	603
6.15.3.3 RCs with AtomicOp Requester Capabilities	604
6.15.4 Switch Support for AtomicOps	604
6.16 Dynamic Power Allocation (DPA) Capability	604
6.16.1 DPA Capability with Multi-Function Devices	606
6.17 TLP Processing Hints (TPH)	606
6.17.1 Processing Hints	606
6.17.2 Steering Tags	607
6.17.3 ST Modes of Operation	607
6.17.4 TPH Capability	608
6.18 Latency Tolerance Reporting (LTR) Mechanism	
6.19 Optimized Buffer Flush/Fill (OBFF) Mechanism	
6.20 PASID TLP Prefix	
6.20.1 Managing PASID TLP Prefix Usage	618
6.20.2 PASID TLP Layout	
6.20.2.1 PASID field	
6.20.2.2 Execute Requested	621
6.20.2.3 Privileged Mode Requested	
6.21 Lightweight Notification (LN) Protocol	
6.21.1 LN Protocol Operation	
6.21.2 LN Registration Management	625
6.21.3 LN Ordering Considerations	
6.21.4 LN Software Configuration	626
6.21.5 LN Protocol Summary	
6.22 Precision Time Measurement (PTM) Mechanism	
6.22.1 Introduction	
6.22.2 PTM Link Protocol	
6.22.3 Configuration and Operational Requirements	
6.22.3.1 PTM Requester Role	
6.22.3.2 PTM Responder Role	
6.22.3.3 PTM Time Source Role - Rules Specific to Switches	
6.23 Readiness Notifications (RN)	
6.23.1 Device Readiness Status (DRS)	
6.23.2 Function Readiness Status (FRS)	
6.23.3 FRS Queuing	
6.24 Enhanced Allocation	
6.25 Emergency Power Reduction State	
6.26 Hierarchy ID Message	
5.20 increasing to message	044

6.27 Flattening Portal Bridge (FPB)	648
6.27.1 Introduction	648
6.27.2 Hardware and Software Requirements	652
6.28 Vital Product Data (VPD)	658
6.28.1 VPD Format	
6.28.2 VPD Definitions	
6.28.2.1 VPD Large and Small Resource Data Tags	
6.28.2.2 Read-Only Fields	
6.28.2.3 Read/Write Fields	
6.28.2.4 VPD Example	
6.29 Native PCIe Enclosure Management	
6.30 Conventional PCI Advanced Features Operation	
7. Software Initialization and Configuration	673
7.1 Configuration Topology	
7.2 PCI Express Configuration Mechanisms	675
7.2.1 PCI-compatible Configuration Mechanism	
7.2.2 PCI Express Enhanced Configuration Access Mechanism (
7.2.2.1 Host Bridge Requirements	
5 ,	679
7.2.3 Root Complex Register Block (RCRB)	
7.3 Configuration Transaction Rules	
7.3.1 Device Number	
7.3.2 Configuration Transaction Addressing	
7.3.3 Configuration Request Routing Rules	
7.3.4 PCI Special Cycles	
7.4 Configuration Register Types	
7.5 PCI and PCIe Capabilities Required by the Base Spec for all Po	
7.5.1 PCI-Compatible Configuration Registers	
7.5.1.1 Type 0/1 Common Configuration Space	
	686
	686
	688
	691
	691
	692
	692
	692
	693
	694
· · · · · · · · · · · · · · · · · · ·	
	694
3	695
· · · · · · · · · · · · · · · · · · ·	
	egister (Offset 2Ch/2Eh)700
	0h)700
	/3Fh)
initialization in the second i	,

7.5.1.3 Type 1 Configuration Space Header	703
7.5.1.3.1 Type 1 Base Address Registers (Offset 10	h-14h)704
7.5.1.3.2 Primary Bus Number Register (Offset 18	h)705
7.5.1.3.3 Secondary Bus Number Register (Offset	19h)705
7.5.1.3.4 Subordinate Bus Number Register (Offse	et 1Ah)705
7.5.1.3.5 Secondary Latency Timer (Offset 1Bh)	705
7.5.1.3.6 I/O Base/I/O Limit Registers(Offset 1Ch/	1Dh)705
7.5.1.3.7 Secondary Status Register (Offset 1Eh)	706
7.5.1.3.8 Memory Base Register/Memory Limit Re	gister(Offset 20h/22h)708
7.5.1.3.9 Prefetchable Memory Base/Prefetchable	e Memory Limit Registers (Offset 24h/26h)708
7.5.1.3.10 Prefetchable Base Upper 32 Bits/Prefetch	hable Limit Upper 32 Bits Registers (Offset 28h/2Ch)709
7.5.1.3.11 I/O Base Upper 16 Bits/I/O Limit Upper 1	.6 Bits Registers (Offset 30h/32h)709
7.5.1.3.12 Expansion ROM Base Address Register (Offset 38h)709
7.5.1.3.13 Bridge Control Register (Offset 3Eh)	709
	712
	fset 00h)712
7.5.2.2 Power Management Control/Status Register	(Offset 04h)714
7.5.2.3 Data (Offset 07h)	716
	718
7.5.3.1 PCI Express Capability List Register (Offset 00	h)719
	720
	722
	725
	730
	732
	736
	741
	744
	745
	748
	750
	752
9 , , ,	752
•	753
	758
	761
	761
	764
· · · · · · · · · · · · · · · · · · ·	768
•	771
	771
<u> </u>	771
	771
	772
	er Block772
	Some Situations
	773
	775
7.7.1.2 Message Control Register for MSI (Offset 02h)	776

7.7.1.3	Message Address Register for MSI (Offset 04h)	778
7.7.1.4	Message Upper Address Register for MSI (Offset 08h)	
7.7.1.5	Message Data Register for MSI (Offset 08h or 0Ch)	779
7.7.1.6	Extended Message Data Register for MSI (Optional)	779
7.7.1.7	Mask Bits Register for MSI (Offset 0Ch or 10h	
7.7.1.8	Pending Bits Register for MSI (Offset 10h or 14h)	
7.7.2 MS	I-X Capability and Table Structure	
7.7.2.1	MSI-X Capability Header (Offset 00h)	
7.7.2.2	Message Control Register for MSI-X (Offset 02h)	
7.7.2.3	Table Offset/Table BIR Register for MSI-X (Offset 04h)	
7.7.2.4	PBA Offset/PBA BIR Register for MSI-X (Offset 08h)	
7.7.2.5	Message Address Register for MSI-X Table Entries	
7.7.2.6	Message Upper Address Register for MSI-X Table Entries	
7.7.2.7	Message Data Register for MSI-X Table Entries	
7.7.2.8	Vector Control Register for MSI-X Table Entries	
7.7.2.9	Pending Bits Register for MSI-X PBA Entries	
7.7.3 Sec	ondary PCI Express Extended Capability	
7.7.3.1	Secondary PCI Express Extended Capability Header (Offset 00h)	
7.7.3.2	Link Control 3 Register (Offset 04h)	
7.7.3.3	Lane Error Status Register (Offset 08h)	
7.7.3.4	Lane Equalization Control Register (Offset 0Ch)	
7.7.4 Dat	a Link Feature Extended Capability	
7.7.4.1	Data Link Feature Extended Capability Header (Offset 00h)	
7.7.4.2	Data Link Feature Capabilities Register (Offset 04h)	
7.7.4.3	Data Link Feature Status Register (Offset 08h)	
7.7.5 Phy	sical Layer 16.0 GT/s Extended Capability	
7.7.5.1	Physical Layer 16.0 GT/s Extended Capability Header (Offset 00h)	
7.7.5.2	16.0 GT/s Capabilities Register (Offset 04h)	
7.7.5.3	16.0 GT/s Control Register (Offset 08h)	
7.7.5.4	16.0 GT/s Status Register (Offset 0Ch)	
7.7.5.5	16.0 GT/s Local Data Parity Mismatch Status Register (Offset 10h)	
7.7.5.6	16.0 GT/s First Retimer Data Parity Mismatch Status Register (Offset 14h)	
7.7.5.7	16.0 GT/s Second Retimer Data Parity Mismatch Status Register (Offset 18h)	804
7.7.5.8	Physical Layer 16.0 GT/s Reserved (Offset 1Ch)	
7.7.5.9	16.0 GT/s Lane Equalization Control Register (Offsets 20h to 3Ch)	
7.7.6 Phy	sical Layer 32.0 GT/s Extended Capability	
7.7.6.1	Physical Layer 32.0 GT/s Extended Capability Header (Offset 00h)	
7.7.6.2	32.0 GT/s Capabilities Register (Offset 04h)	
7.7.6.3	32.0 GT/s Control Register (Offset 08h)	809
7.7.6.4	32.0 GT/s Status Register (Offset 0Ch)	810
7.7.6.5	Received Modified TS Data 1 Register (Offset 10h)	
7.7.6.6	Received Modified TS Data 2 Register (Offset 14h)	812
7.7.6.7	Transmitted Modified TS Data 1 Register (Offset 18h)	813
7.7.6.8	Transmitted Modified TS Data 2 Register (Offset 1Ch)	814
7.7.6.9	32.0 GT/s Lane Equalization Control Register (Offset 20h)	815
7.7.7 Lan	e Margining at the Receiver Extended Capability	
7.7.7.1	Lane Margining at the Receiver Extended Capability Header (Offset 00h)	
7.7.7.2	Margining Port Capabilities Register (Offset 04h)	
7.7.7.3	Margining Port Status Register (Offset 06h)	820
7.7.7.4	Margining Lane Control Register (Offset 08h)	820

7.7.7.5	Margining Lane Status Register (Offset 0Ah)	821
7.7.8 ACS	Extended Capability	822
7.7.8.1	ACS Extended Capability Header (Offset 00h)	823
7.7.8.2	ACS Capability Register (Offset 04h)	824
7.7.8.3	ACS Control Register (Offset 06h)	825
7.7.8.4	Egress Control Vector Register (Offset 08h)	827
7.8 Commor	n PCI and PCIe Capabilities	829
7.8.1 Pov	ver Budgeting Extended Capability	829
7.8.1.1	Power Budgeting Extended Capability Header (Offset 00h)	829
7.8.1.2	Power Budgeting Data Select Register (Offset 04h)	830
7.8.1.3	Power Budgeting Data Register (Offset 08h)	830
7.8.1.4	Power Budgeting Capability Register (Offset 0Ch)	832
7.8.2 Late	ency Tolerance Reporting (LTR) Extended Capability	833
7.8.2.1	LTR Extended Capability Header (Offset 00h)	834
7.8.2.2	Max Snoop Latency Register (Offset 04h)	834
7.8.2.3	Max No-Snoop Latency Register (Offset 06h)	835
7.8.3 L1 F	PM Substates Extended Capability	
7.8.3.1	L1 PM Substates Extended Capability Header (Offset 00h)	836
7.8.3.2	L1 PM Substates Capabilities Register (Offset 04h)	
7.8.3.3	L1 PM Substates Control 1 Register (Offset 08h)	
7.8.3.4	L1 PM Substates Control 2 Register (Offset 0Ch)	
7.8.3.5	L1 PM Substates Status Register (Offset 10h)	
7.8.4 Adv	ranced Error Reporting Extended Capability	
7.8.4.1	Advanced Error Reporting Extended Capability Header (Offset 00h)	
7.8.4.2	Uncorrectable Error Status Register (Offset 04h)	
7.8.4.3	Uncorrectable Error Mask Register (Offset 08h)	
7.8.4.4	Uncorrectable Error Severity Register (Offset 0Ch)	
7.8.4.5	Correctable Error Status Register (Offset 10h)	
7.8.4.6	Correctable Error Mask Register (Offset 14h)	
7.8.4.7	Advanced Error Capabilities and Control Register (Offset 18h)	
7.8.4.8	Header Log Register (Offset 1Ch)	
7.8.4.9	Root Error Command Register (Offset 2Ch)	
7.8.4.10	Root Error Status Register (Offset 30h)	
7.8.4.11	Error Source Identification Register (Offset 34h)	
		855
	nanced Allocation Capability Structure (EA)	
7.8.5.1	Enhanced Allocation Capability First DW (Offset 00h)	
7.8.5.2	Enhanced Allocation Capability Second DW (Offset 04h)	
	[Type 1 Functions Only]	856
7.8.5.3	Enhanced Allocation Per-Entry Format (Offset 04h or 08h)	
7.8.6 Res	izable BAR Extended Capability	
7.8.6.1	Resizable BAR Extended Capability Header (Offset 00h)	
7.8.6.2	Resizable BAR Capability Register	
7.8.6.3	Resizable BAR Control Register	
7.8.7 ARI	Extended Capability	
7.8.7.1	ARI Extended Capability Header (Offset 00h)	
7.8.7.2	ARI Capability Register (Offset 04h)	
7.8.7.3	ARI Control Register (Offset 06h)	
	ID Extended Capability Structure	
7.8.8.1	PASID Extended Capability Header (Offset 00h)	
	, , , , , , , , , , , , , , , , , , , ,	

7.8.8.2	PASID Capability Register (Offset 04h)	872
7.8.8.3	PASID Control Register (Offset 06h)	873
7.8.9 FRS	Queueing Extended Capability	874
7.8.9.1	FRS Queueing Extended Capability Header (Offset 00h)	875
7.8.9.2	FRS Queueing Capability Register (Offset 04h)	875
7.8.9.3	FRS Queueing Status Register (Offset 08h)	876
7.8.9.4	FRS Queueing Control Register (Offset 0Ah)	877
7.8.9.5	FRS Message Queue Register (Offset 0Ch)	877
7.8.10 Flat	tening Portal Bridge (FPB) Capability	878
7.8.10.1	FPB Capability Header (Offset 00h)	878
7.8.10.2	FPB Capabilities Register (Offset 04h)	879
7.8.10.3	FPB RID Vector Control 1 Register (Offset 08h)	881
7.8.10.4	FPB RID Vector Control 2 Register (Offset 0Ch)	882
7.8.10.5	FPB MEM Low Vector Control Register (Offset 10h)	883
7.8.10.6	FPB MEM High Vector Control 1 Register (Offset 14h)	884
7.8.10.7	FPB MEM High Vector Control 2 Register (Offset 18h)	886
7.8.10.8	FPB Vector Access Control Register (Offset 1Ch)	887
7.8.10.9	FPB Vector Access Data Register (Offset 20h)	888
7.9 Addition	al PCI and PCIe Capabilities	888
7.9.1 Virt	ual Channel Extended Capability	888
7.9.1.1	Virtual Channel Extended Capability Header (Offset 00h)	890
7.9.1.2	Port VC Capability Register 1 (Offset 04h)	891
7.9.1.3	Port VC Capability Register 2 (Offset 08h)	892
7.9.1.4	Port VC Control Register (Offset 0Ch)	893
7.9.1.5	Port VC Status Register (Offset 0Eh)	894
7.9.1.6	VC Resource Capability Register	894
7.9.1.7	VC Resource Control Register	896
7.9.1.8	VC Resource Status Register	897
7.9.1.9	VC Arbitration Table	898
7.9.1.10	Port Arbitration Table	899
7.9.2 Mul	ti-Function Virtual Channel Extended Capability	901
7.9.2.1	MFVC Extended Capability Header (Offset 00h)	902
7.9.2.2	MFVC Port VC Capability Register 1 (Offset 04h)	
7.9.2.3	MFVC Port VC Capability Register 2 (Offset 08h)	904
7.9.2.4	MFVC Port VC Control Register (Offset 0Ch)	905
7.9.2.5	MFVC Port VC Status Register (Offset 0Eh)	906
7.9.2.6	MFVC VC Resource Capability Register	906
7.9.2.7	MFVC VC Resource Control Register	907
7.9.2.8	MFVC VC Resource Status Register	909
7.9.2.9	MFVC VC Arbitration Table	910
7.9.2.10	Function Arbitration Table	
7.9.3 Dev	ice Serial Number Extended Capability	
7.9.3.1	Device Serial Number Extended Capability Header (Offset 00h)	
7.9.3.2	Serial Number Register (Offset 04h)	913
	dor-Specific Capability	
7.9.5 Ven	dor-Specific Extended Capability	
7.9.5.1	Vendor-Specific Extended Capability Header (Offset 00h)	
7.9.5.2	Vendor-Specific Header (Offset 04h)	
7.9.6 Des	ignated Vendor-Specific Extended Capability (DVSEC)	
7.9.6.1	Designated Vendor-Specific Extended Capability Header (Offset 00h)	917

7.9.6.2	Designated Vendor-Specific Header 1 (Offset 04h)	917
7.9.6.3	Designated Vendor-Specific Header 2 (Offset 08h)	918
7.9.7 RCR	B Header Extended Capability	918
7.9.7.1	RCRB Header Extended Capability Header (Offset 00h)	919
7.9.7.2	RCRB Vendor ID and Device ID register (Offset 04h)	920
7.9.7.3	RCRB Capabilities register (Offset 08h)	920
7.9.7.4	RCRB Control register (Offset 0Ch)	920
7.9.8 Roo	t Complex Link Declaration Extended Capability	
7.9.8.1	Root Complex Link Declaration Extended Capability Header (Offset 00h)	922
7.9.8.2	Element Self Description Register (Offset 04h)	923
7.9.8.3	Link Entries	924
7.9.8.3	.1 Link Description Register	924
7.9.8.3	.2 Link Address	925
7.9.8	8.3.2.1 Link Address for Link Type 0	926
	8.3.2.2 Link Address for Link Type 1	
7.9.9 Roo	t Complex Internal Link Control Extended Capability	927
7.9.9.1	Root Complex Internal Link Control Extended Capability Header (Offset 00h)	928
7.9.9.2	Root Complex Link Capabilities Register (Offset 04h)	928
7.9.9.3	Root Complex Link Control Register (Offset 08h)	931
7.9.9.4	Root Complex Link Status Register (Offset 0Ah)	932
7.9.10 Roo	t Complex Event Collector Endpoint Association Extended Capability	933
	Root Complex Event Collector Endpoint Association Extended Capability Header (Offset 00h)	
7.9.10.2	Association Bitmap for RCiEPs (Offset 04h)	935
7.9.10.3	RCEC Associated Bus Numbers Register (Offset 08h)	935
	ticast Extended Capability	
7.9.11.1	Multicast Extended Capability Header (Offset 00h)	936
7.9.11.2	Multicast Capability Register (Offset 04h)	937
7.9.11.3	Multicast Control Register (Offset 06h)	938
7.9.11.4	MC_Base_Address Register (Offset 08h)	938
7.9.11.5	MC_Receive Register (Offset 10h)	939
	MC_Block_All Register (Offset 18h)	
	MC_Block_Untranslated Register (Offset 20h)	
7.9.11.8	MC_Overlay_BAR Register (Offset 28h)	941
	amic Power Allocation Extended Capability (DPA Capability)	
7.9.12.1	DPA Extended Capability Header (Offset 00h)	942
7.9.12.2	DPA Capability Register (Offset 04h)	943
7.9.12.3	DPA Latency Indicator Register (Offset 08h)	944
7.9.12.4	DPA Status Register (Offset 0Ch)	944
	DPA Control Register (Offset 0Eh)	
7.9.12.6	DPA Power Allocation Array	945
7.9.13 TPH	Requester Extended Capability	946
7.9.13.1	TPH Requester Extended Capability Header (Offset 00h)	946
	TPH Requester Capability Register (Offset 04h)	
7.9.13.3	TPH Requester Control Register (Offset 08h)	948
	TPH ST Table (Starting from Offset 0Ch)	
	Requester Extended Capability (LNR Capability)	
	LNR Extended Capability Header (Offset 00h)	
	LNR Capability Register (Offset 04h)	
	LNR Control Register (Offset 06h)	
7.9.15 DPC	Extended Capability	952

7.9.15.1	DPC Extended Capability Header (Offset 00h)	953
7.9.15.2	DPC Capability Register (Offset 04h)	954
7.9.15.3	DPC Control Register (Offset 06h)	955
7.9.15.4	DPC Status Register (Offset 08h)	957
7.9.15.5	DPC Error Source ID Register (Offset 0Ah)	959
7.9.15.6	RP PIO Status Register (Offset 0Ch)	959
7.9.15.7	RP PIO Mask Register (Offset 10h)	960
7.9.15.8	RP PIO Severity Register (Offset 14h)	961
7.9.15.9	RP PIO SysError Register (Offset 18h)	962
7.9.15.10	RP PIO Exception Register (Offset 1Ch)	962
	RP PIO Header Log Register (Offset 20h)	
7.9.15.12	RP PIO ImpSpec Log Register (Offset 30h)	964
	RP PIO TLP Prefix Log Register (Offset 34h)	
	ision Time Management Extended Capability (PTM Capability)	
	PTM Extended Capability Header (Offset 00h)	
	PTM Capability Register (Offset 04h)	
	PTM Control Register (Offset 08h)	
	diness Time Reporting Extended Capability	
	Readiness Time Reporting Extended Capability Header (Offset 00h)	
	Readiness Time Reporting 1 Register (Offset 04h)	
	Readiness Time Reporting 2 Register (Offset 08h)	
	archy ID Extended Capability	
	Hierarchy ID Extended Capability Header (Offset 00h)	
	Hierarchy ID Status Register (Offset 04h)	
	Hierarchy ID Data Register (Offset 08h)	
	Hierarchy ID GUID 1 Register (Offset 0Ch)	
	Hierarchy ID GUID 2 Register (Offset 10h)	
	Hierarchy ID GUID 3 Register (Offset 14h)	
	Hierarchy ID GUID 4 Register (Offset 18h)	
	Hierarchy ID GUID 5 Register (Offset 1Ch)	
	Product Data Capability (VPD Capability)	
	VPD Address Register	
	VPD Data Register	
	ve PCIe Enclosure Management Extended Capability (NPEM Extended Capability)	
	NPEM Extended Capability Header (Offset 00h)	
	NPEM Capability Register (Offset 04h)	
	NPEM Control Register (Offset 08h)	
	NPEM Status Register (Offset 0Ch)	
	rnate Protocol Extended Capability	
	Alternate Protocol Extended Capability Header (Offset 00h)	
	Alternate Protocol Capabilities Register (Offset 04h)	
	Alternate Protocol Control Register (Offset 08h)	
	Alternate Protocol Data 1 Register (Offset 0Ch)	
	Alternate Protocol Data 2 Register (Offset 10h)	
	Alternate Protocol Selective Enable Mask Register (Offset 14h)	
	ventional PCI Advanced Features Capability (AF)	
	Advanced Features Capability Header (Offset 00h)	
	AF Capabilities Register (Offset 03h)	
	Conventional PCI Advanced Features Control Register (Offset 04h)	
	AF Status Register (Offset 05h)	
	· · · · · · · · · · · · · · · · · · ·	

7.9.23 SFI Extended Capabil	ity	993
7.9.23.1 SFI Extended Ca	pability Header (Offset 00h)	994
	egister (Offset 04h)	
7.9.23.3 SFI Control Regis	ster (Offset 06h)	995
7.9.23.4 SFI Status Regist	ter (Offset 08h)	997
7.9.23.5 SFI CAM Address	s Register (Offset 0Ch)	998
7.9.23.6 SFI CAM Data Re	gister (Offset 10h)	998
7.9.24 Subsystem ID and Syl	bsystem Vendor ID Capability	998
8. Electrical Sub-Block		1001
8.1 Electrical Specification Int	troduction	1001
8.2 Interoperability Criteria		1001
8.2.2 Refclk Architectures		1001
8.3 Transmitter Specification.		1001
8.3.1 Measurement Setup f	for Characterizing Transmitters	1001
8.3.1.1 Breakout and Re	plica Channels	1003
8.3.2 Voltage Level Definiti	ons	1004
	`\$	
8.3.3.1 2.5 and 5.0 GT/s	Transmitter Equalization	1005
	.0 GT/s Transmitter Equalization	
8.3.3.3 Tx Equalization F	Presets	1006
8.3.3.4 Measuring Tx Eq	ualization for 2.5 GT/s and 5.0 GT/s	1008
8.3.3.5 Measuring Prese	ets at 8.0 GT/s, 16.0 GT/s, and 32.0 GT/s	1008
8.3.3.6 Method for Meas	suring V _{TX-DIFF-PP} at 2.5 GT/s and 5.0 GT/s	1011
8.3.3.7 Method for Meas	suring V _{TX-DIFF-PP} at 8.0 GT/s, 16.0 GT/s, and 32.0 GT/s	1011
8.3.3.8 Coefficient Rang	ge and Tolerance	1012
8.3.3.9 EIEOS and V _{TX-EI}	_{IEOS-FS} and V _{TX-EIEOS-RS} Limits	1012
8.3.3.10 Reduced Swing S	Signaling	1014
8.3.3.11 Effective Tx Pack	rage Loss at 8.0 GT/s, 16.0 GT/s and 32.0 GT/s	1014
8.3.4 Transmitter Marginin	g	1016
8.3.5 Tx Jitter Parameters	-	1017
8.3.5.1 Post Processing	Steps to Extract Jitter	1017
8.3.5.2 Applying CTLE o	r De-embedding	1017
8.3.5.3 Independent Re	fclk Measurement and Post Processing	1018
8.3.5.4 Embedded and I	Non Embedded Refclk Measurement and Post Processing	1018
8.3.5.5 Behavioral CDR	Characteristics	1019
8.3.5.6 Data Dependent	and Uncorrelated Jitter	1023
8.3.5.7 Data Dependent	: Jitter	1023
8.3.5.8 Uncorrelated To	tal Jitter and Deterministic Jitter (Dual Dirac Model) (T _{TX-UTJ} and T _{TX-UDJDD})	1024
8.3.5.9 Random Jitter (1	T _{TX-RJ}) (informative)	1025
	tal and Deterministic PWJ (T _{TX-UPW-TJ} and T _{TX-UPW-DJDD})	
	t Parameters	
	S	
	dwidth and Peaking	
	GT/s Tx PLL Bandwidth and Peaking	
	/s and 32.0 GT/s Tx PLL Bandwidth and Peaking	
	'S	
•	nt Tx Parameters	
· ·		

8.4.1	Receiver	Stressed Eye Specification	1034
8.4.1		akout and Replica Channels	
8.4.1		bration Channel Insertion Loss Characteristics	
8.4.1		t Processing Procedures	
8.4.1		avioral Rx Package Models	
8.4.1		avioral CDR Model	
8.4.1		Behavioral Rx Equalization for 2.5 and 5.0 GT/s	
8.4.1		avioral Rx Equalization for 8.0, 16.0, and 32.0 GT/s	
8.4.1		avioral CTLE (8.0 and 16.0 GT/s)	
8.4.1		avioral CTLE (32.0 GT/s)	
		avioral DFE (8.0, 16.0, and 32.0 GT/s Only)	
		Eye Test	
8.4.2		cedure for Calibrating a Stressed EH/EW Eye	
	4.2.1.1	Post Processing Tool Requirements	
8.4.2		cedure for Testing Rx DUT	
	4.2.2.1	Sj Mask	
8.4.2		eiver Refclk Modes	
	4.2.3.1	Common Refclk Mode	
-	4.2.3.2	Independent Refelk Mode	
		n Receiver Parameters	
8.4.3		GT/s Exit From Idle Detect (EFI)	
8.4.3		eiver Return Loss	
		rgining at the Receiver - Electrical Requirements	
		juency and Miscellaneous Signaling Requirements	
8.4.5		Standards	
8.4.5		nnel AC Coupling Capacitors	
8.4.5		rt Circuit Requirements	
8.4.5		nsmitter and Receiver Termination	
8.4.5		trical Idle	
8.4.5		Common Mode Voltage	
8.4.5		eiver Detection	
		rancing	
		Compliance Testing	
8.5.1		avioral Transmitter and Receiver Package Models	
		suring Package Performance (16.0 GT/s only)	
8.5.1		ulation Tool Requirements	
	5.1.3.1	Simulation Tool Chain Inputs	
	5.1.3.2	Processing Steps.	
	5.1.3.3	Simulation Tool Outputs	
	5.1.3.4	Open Source Simulation Tool	
8.5.1		avioral Transmitter Parameters	
	5.1.4.1	Deriving Voltage and Jitter Parameters	
	5.1.4.2	Optimizing Tx/Rx Equalization (8.0 GT/s, 16.0 GT/s and 32.0 GT/s only)	
	5.1.4.3	Pass/Fail Eye Characteristics	
	5.1.4.4	Characterizing Channel Common Mode Noise	
	5.1.4.5	Verifying V _{CH-IDLE-DET-DIFF-pp}	
		cations	
	•	est Setup	
		AC Specifications	
		e Independent Refclk Parameters	
0.0.3	Data Nat	C ITUED CITUETT NCICIN F ATAITICICIS	1009

8.6.3.1	Low Frequency Refclk Jitter Limits	1090
8.6.4 Refo	lk Architectures Supported	1091
8.6.5 Filte	ring Functions Applied to Raw Data	1091
8.6.5.1	PLL Filter Transfer Function Example	1092
8.6.5.2	CDR Transfer Function Examples	1092
8.6.6 Con	nmon Refclk Rx Architecture (CC)	1093
8.6.6.1	Determining the Number of PLL BW and peaking Combinations	1093
8.6.6.2	CDR and PLL BW and Peaking Limits for Common Refclk	1094
8.6.7 Jitte	er Limits for Refclk Architectures	1095
8.6.8 Form	n Factor Requirements for RefClock Architectures	1096
	oot I/O Virtualization and Sharing	
	rchitectural Overview	
	Technologies Interoperability	
	itialization and Resource Allocation	
	OV Resource Discovery	
9.2.1.1	Configuring SR-IOV Capabilities	
9.2.1.1		
9.2.1.2	VF Discovery	
9.2.1.3	Function Dependency Lists	
9.2.1.4	Interrupt Resource Allocation	
9.2.2 SR-I	OV Reset Mechanisms	1116
9.2.2.1	SR-IOV Conventional Reset	1116
9.2.2.2	FLR That Targets a VF	1116
9.2.2.3	FLR That Targets a PF	
9.2.3 IOV	Re-initialization and Reallocation	1117
9.2.4 VF N	ligration	1117
9.2.4.1	Initial VF State	1117
9.2.4.2	VF Migration State Transitions	1118
9.3 Configur	ation	1120
9.3.1 SR-I	OV Configuration Overview	1120
9.3.2 Con	figuration Space	1121
9.3.3 SR-I	OV Extended Capability	1121
9.3.3.1	SR-IOV Extended Capability Header (Offset 00h)	1122
9.3.3.2	SR-IOV Capabilities Register (04h)	1123
9.3.3.2	.1 VF Migration Capable	1124
9.3.3.2	.2 ARI Capable Hierarchy Preserved	1124
9.3.3.2	.3 VF 10-Bit Tag Requester Supported	1124
9.3.3.2	.4 VF Migration Interrupt Message Number	1125
9.3.3.3	SR-IOV Control Register (Offset 08h)	1125
9.3.3.3	.1 VF Enable	1127
9.3.3.3	.2 VF Migration Enable	1128
9.3.3.3		
9.3.3.3		
9.3.3.3		
9.3.3.4	SR-IOV Status Register (Offset 0Ah)	
9.3.3.4		
9.3.3.5	InitialVFs (Offset 0Ch)	
9.3.3.6	TotalVFs (Offset 0Eh)	
9.3.3.7	NumVFs (Offset 10h)	
	· · · · · · · · · · · · · · · · · · ·	

9.3.3.8	Function Dependency Link (Offset 12h)	1131
9.3.3.9	First VF Offset (Offset 14h)	1133
9.3.3.10	VF Stride (Offset 16h)	1133
9.3.3.11	VF Device ID (Offset 1Ah)	1133
9.3.3.12	Supported Page Sizes (Offset 1Ch)	1134
9.3.3.13	System Page Size (Offset 20h)	1134
9.3.3.14	VF BAR0 (Offset 24h), VF BAR1 (Offset 28h), VF BAR2 (Offset 2Ch), VF BAR3 (Offset 30h), VF	BAR4 (Offset
	34h), VF BAR5 (Offset 38h)	
9.3.3.15	VF Migration State Array Offset (Offset 3Ch)	1135
9.3.3.1	.5.1 VF Migration State Array	1136
9.3.4 PF/\	/F Configuration Space Header	1138
9.3.4.1	PF/VF Type 0 Configuration Space Header	1138
9.3.4.1	8 - 1 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7	
9.3.4.1	2 Device ID Register Changes (Offset 02h)	1140
9.3.4.1	3 Command Register Changes (Offset 04h)	1140
9.3.4.1	.4 Status Register Changes (Offset 06h)	1140
9.3.4.1	L.5 Revision ID Register Changes (Offset 08h)	1141
9.3.4.1	L.6 Class Code Register Changes (Offset 09h)	1141
9.3.4.1	1.7 Cache Line Size Register Changes (Offset 0Ch)	1141
9.3.4.1	L.8 Latency Timer Register Changes (Offset 0Dh)	1141
9.3.4.1	L.9 Header Type Register Changes (Offset 0Eh)	1141
9.3.4.1	1.10 BIST Register Changes (Offset 0Fh)	1141
9.3.4.1	11 Base Address Registers Register Changes (Offset 10h, 14h, 24h)	1141
9.3.4.1	1.12 Cardbus CIS Pointer Register Changes (Offset 28h)	1142
9.3.4.1	1.13 Subsystem Vendor ID Register Changes (Offset 2Ch)	1142
9.3.4.1	1.14 Subsystem ID Register Changes (Offset 2Eh)	1142
9.3.4.1	1.15 Expansion ROM Base Address Register Register Changes (Offset 30h)	1142
9.3.4.1	1.16 Capabilities Pointer Register Changes (Offset 34h)	1142
9.3.4.1	1.17 Interrupt Line Register Changes (Offset 3Ch)	1142
9.3.4.1	1.18 Interrupt Pin Register Changes (Offset 3Dh)	1142
9.3.4.1	19 Min_Gnt Register/Max_Lat Register Changes (Offset 3Eh/3Fh)	1142
9.3.5 PCI	Express Capability Changes	1142
9.3.5.1	PCI Express Capabilities Register Changes (Offset 00h)	1143
9.3.5.2	PCI Express Capabilities Register Changes (Offset 02h)	1143
9.3.5.3	Device Capabilities Register Changes (Offset 04h)	1143
9.3.5.4	Device Control Register Changes (Offset 08h)	
9.3.5.5	Device Status Register Changes (Offset 0Ah)	1144
9.3.5.6	Link Capabilities Register Changes (Offset 0Ch)	1144
9.3.5.7	Link Control Register Changes (Offset 10h)	1145
9.3.5.8	Link Status Register Changes (Offset 12h)	
9.3.5.9	Device Capabilities 2 Register Changes (Offset 24h)	
9.3.5.10	Device Control 2 Register Changes (Offset 28h)	1146
9.3.5.11		
	Link Capabilities 2 Register Changes (Offset 2Ch)	
	Link Control 2 Register Changes (Offset 30h)	
	Link Status 2 Register Changes (Offset 32h)	
	Standard Capabilities	
9.3.6.1	VPD Capability	
	Express Extended Capabilities Changes	
9.3.7.1	Virtual Channel/MFVC	

9.3.7.2	Device Serial Number	1151
9.3.7.3	Power Budgeting	1151
9.3.7.4	Resizable BAR	1151
9.3.7.5	VF Resizable BAR Extended Capability	1151
9.3.7.	· · · · · · · · · · · · · · · · · · · ·	
9.3.7.		
9.3.7.	5.3 VF Resizable BAR Control Register (Offset 08h)	1153
9.3.7.6	Access Control Services (ACS) Extended Capability Changes	
9.3.7.7	Alternative Routing ID Interpretation Extended Capability (ARI) Changes	
9.3.7.8	Address Translation Services Extended Capability Changes (ATS)	
9.3.7.9	MR-IOV Changes	
9.3.7.10	Multicast Changes	1158
9.3.7.11	Page Request Interface Changes (PRI)	1158
	Dynamic Power Allocation Changes (DPA)	
	TPH Requester Changes (TPH)	
	PASID Changes	
	Readiness Time Reporting Extended Capability Changes	
	Frror Handling	
	seline Error Reporting	
	vanced Error Reporting	
9.4.2.1	VF Header Log	1160
9.4.2.2	Advanced Error Reporting Capability Changes	
9.4.2.3	Advanced Error Reporting Extended Capability Header Changes (Offset 00h)	
9.4.2.4	Uncorrectable Error Status Register Changes (Offset 04h)	
9.4.2.5	Uncorrectable Error Mask Register Changes (Offset 08h)	
9.4.2.6	Uncorrectable Error Severity Register Changes (Offset 0Ch)	
9.4.2.7	Correctable Error Status Register Changes (Offset 10h)	
9.4.2.8	Correctable Error Mask Register Changes (Offset 14h)	
9.4.2.9	Advanced Error Capabilities and Control Register Changes (Offset 18h)	
9.4.2.10	Header Log Register Changes (Offset 1Ch)	1164
	Root Error Command Register Changes (Offset 2Ch)	
	Root Error Status Register Changes (Offset 30h)	
9.4.2.13	Error Source Identification Register Changes (Offset 34h)	1165
	TLP Prefix Log Register Changes (Offset 38h)	
	nterrupts	
	errupt Mechanisms	
9.5.1.1	MSI Interrupts	
9.5.1.2	MSI-X Interrupts	1165
9.5.1.3	Address Range Isolation	1166
9.6 SR-IOV F	Power Management	1166
	Device Power Management States	
9.6.2 PF	Device Power Management States	1167
9.6.3 Lin	k Power Management State	1168
	Power Management Capability	
	EmergencyPower Reduction State	
10. ATS Spe	cification	1169
	nitectural Overview	
10.1.1 Add	dress Translation Services (ATS) Overview	1170
10.1.2 Pag	ge Request Interface Extension	1176

10.1.3 Process Address Space ID (PASID)	1177
10.2 ATS Translation Services	1178
10.2.1 Memory Requests with Address Type	1178
10.2.2 Translation Requests	1179
10.2.2.1 Attribute Field	1180
10.2.2.2 Length Field	1181
10.2.2.3 Tag Field	1181
10.2.2.4 Untranslated Address Field	1181
10.2.2.5 No Write (NW) Flag	1181
10.2.2.6 PASID TLP Prefix on Translation Request	1182
10.2.3 Translation Completion	1182
10.2.3.1 Translated Address Field	1185
10.2.3.2 Translation Range Size (S) Field	1185
10.2.3.3 Non-snooped (N) Field	1186
10.2.3.4 Untranslated Access Only (U) Field	1186
10.2.3.5 Read (R) and Write (W) Fields	1187
10.2.3.6 Execute Permitted (Exe)	1187
10.2.3.7 Privileged Mode Access (Priv)	1188
10.2.3.8 Global Mapping (Global)	1189
10.2.4 Completions with Multiple Translations	1189
10.3 ATS Invalidation	1190
10.3.1 Invalidate Request	1190
10.3.2 Invalidate Completion	1191
10.3.3 Invalidate Completion Semantics	1193
10.3.4 Request Acceptance Rules	1193
10.3.5 Invalidate Flow Control	
10.3.6 Invalidate Ordering Semantics	1194
10.3.7 Implicit Invalidation Events	
10.3.8 PASID TLP Prefix and Global Invalidate	1196
10.4 Page Request Services	1197
10.4.1 Page Request Message	1197
10.4.1.1 PASID TLP Prefix Usage	1199
10.4.1.2 Managing PASID TLP Prefix Usage on PRG Requests	1199
10.4.1.2.1 Stop Marker Messages	1200
10.4.2 Page Request Group Response Message	1201
10.4.2.1 Response Code Field	
10.4.2.2 PASID TLP Prefix Usage on PRG Responses	1203
10.5 ATS Configuration	
10.5.1 ATS Extended Capability	
10.5.1.1 ATS Extended Capability Header (Offset 00h)	
10.5.1.2 ATS Capability Register (Offset 04h)	
10.5.1.3 ATS Control Register (Offset 06h)	
10.5.2 Page Request Extended Capability Structure	
10.5.2.1 Page Request Extended Capability Header (Offset 00h)	
10.5.2.2 Page Request Control Register (Offset 04h)	
10.5.2.3 Page Request Status Register (Offset 06h)	
10.5.2.4 Outstanding Page Request Capacity (Offset 08h)	
10.5.2.5 Outstanding Page Request Allocation (Offset 0Ch)	1209
A Isochronous Applications	1211

A.1	Introduction	1211
A.2	Isochronous Contract and Contract Parameters	1212
A.	.2.1 Isochronous Time Period and Isochronous Virtual Timeslot	1213
A.	.2.2 Isochronous Payload Size	1213
A.	.2.3 Isochronous Bandwidth Allocation	1214
A.	.2.4 Isochronous Transaction Latency	
A.	.2.5 An Example Illustrating Isochronous Parameters	1216
A.3	Isochronous Transaction Rules	1216
A.4	Transaction Ordering	1217
	Isochronous Data Coherency	
	Flow Control	
A.7	Considerations for Bandwidth Allocation	1218
A.	.7.1 Isochronous Bandwidth of PCI Express Links	1218
A.	.7.2 Isochronous Bandwidth of Endpoints	1218
A.	.7.3 Isochronous Bandwidth of Switches	
A.	.7.4 Isochronous Bandwidth of Root Complex	1218
A.8	Considerations for PCI Express Components	1218
A.	.8.1 An Endpoint as a Requester	1218
A.	.8.2 An Endpoint as a Completer	1219
A.	.8.3 Switches	1219
A.	.8.4 Root Complex	1220
В.	Symbol Encoding	1221
C.	Physical Layer Appendix	1231
	8b/10b Data Scrambling Example	
	128b/130b Data Scrambling Example	
0.2	1255/12005	1200
D.	Request Dependencies	1239
E.	ID-Based Ordering Usage	1243
E.2	Potential Benefits with IDO Use	1244
E.	.2.1 Benefits for MFD/RP Direct Connect	1244
E.	.2.2 Benefits for Switched Environments	1244
E.	.2.3 Benefits for Integrated Endpoints	1244
E.	.2.4 IDO Use in Conjunction with RO	1245
E.3	When to Use IDO	1245
E.4	When Not to Use IDO	1245
E.	.4.1 When Not to Use IDO with Endpoints	1245
E.	.4.2 When Not to Use IDO with Root Ports	1246
E.5	Software Control of IDO Use	1246
E.	.5.1 Software Control of Endpoint IDO Use	1246
E.	.5.2 Software Control of Root Port IDO Use	1247
F.	Message Code Usage	1249
G.	Protocol Multiplexing	1251
	Protocol Multiplexing Interactions with PCI Express	
	PMUX Packets	
	PMUX Packet Layout	
	· · · - · · · · - · · · - · · · · · · ·	

G	.3.1	PMUX Packet Layout for 8b/10b Encoding	.1258
G	.3.2	PMUX Packet Layout at 128b/130b Encoding	.1260
		UX Control	
G.5	PMU	UX Extended Capability	.1264
		PMUX Extended Capability Header (Offset 00h)	
		PMUX Capability Register (Offset 04h)	
G	.5.3	PMUX Control Register (Offset 08h)	.1266
G	.5.4	PMUX Status Register (Offset 0Ch)	.1267
G	.5.5	PMUX Protocol Array (Offsets 10h through 48h)	.1269
Н.	Flov	w Control Update Latency and ACK Update Latency Calculations	.1271
H.1	Flov	ν Control Update Latency	.1271
H.2	Ack	Latency	.1273
l.	Asyı	nc Hot-Plug Reference Model	.1277
1.1	Asyı	nc Hot-Plug Initial Configuration	.1279
		nc Removal Configuration and Interrupt Handling	
	_	nc Hot-Add Configuration and Interrupt Handling	

Table of Figures

Figure 1-1	PCI Express Link	91
Figure 1-2	Example PCI Express Topology	92
Figure 1-3	Logical Block Diagram of a Switch	95
Figure 1-4	High-Level Layering Diagram	98
Figure 1-5	Packet Flow Through the Layers	98
Figure 2-1	Layering Diagram Highlighting the Transaction Layer	103
Figure 2-2	Serial View of a TLP	105
Figure 2-3	Generic TLP Format	106
Figure 2-4	Fields Present in All TLPs	107
Figure 2-5	Fields Present in All TLP Headers	108
Figure 2-6	Examples of Completer Target Memory Access for FetchAdd	112
Figure 2-7	64-bit Address Routing	114
Figure 2-8	32-bit Address Routing	114
Figure 2-9	Non-ARI ID Routing with 4 DW Header	116
Figure 2-10	ARI ID Routing with 4 DW Header	116
Figure 2-11	Non-ARI ID Routing with 3 DW Header	116
Figure 2-12	ARI ID Routing with 3 DW Header	
Figure 2-13	Location of Byte Enables in TLP Header	117
Figure 2-14	Transaction Descriptor	120
Figure 2-15	Transaction ID	120
Figure 2-16	Attributes Field of Transaction Descriptor	125
Figure 2-17	Request Header Format for 64-bit Addressing of Memory	129
Figure 2-18	Request Header Format for 32-bit Addressing of Memory	
Figure 2-19	Request Header Format for I/O Transactions	
Figure 2-20	Request Header Format for Configuration Transactions	
Figure 2-21	TPH TLP Prefix	
Figure 2-22	Location of PH[1:0] in a 4 DW Request Header	
Figure 2-23	Location of PH[1:0] in a 3 DW Request Header	
Figure 2-24	Location of ST[7:0] in the Memory Write Request Header	
Figure 2-25	Location of ST[7:0] in Memory Read and AtomicOp Request Headers	
Figure 2-26	Message Request Header	
Figure 2-27	ERR_COR Message	
Figure 2-28	Header for Vendor-Defined Messages	
Figure 2-29	Header for PCI-SIG-Defined VDMs	
Figure 2-30	LN Message	
Figure 2-31	DRS Message	
Figure 2-32	FRS Message	
Figure 2-33	Hierarchy ID Message	
Figure 2-34	LTR Message	
Figure 2-35	OBFF Message	
Figure 2-36	PTM Request/Response Message	
Figure 2-37	PTM ResponseD Message (4 DW header and 1 DW payload)	
Figure 2-38	Completion Header Format	
Figure 2-39	(Non-ARI) Completer ID	
Figure 2-40	ARI Completer ID	
Figure 2-41	Flowchart for Handling of Received TLPs	
Figure 2-42	Flowchart for Switch Handling of TLPs	163

Figure 2-43	Flowchart for Handling of Received Request	168
Figure 2-44	Example Completion Data when some Byte Enables are 0b	171
Figure 2-45	Virtual Channel Concept - An Illustration	183
Figure 2-46	Virtual Channel Concept - Switch Internals (Upstream Flow)	184
Figure 2-47	An Example of TC/VC Configurations	186
Figure 2-48	Relationship Between Requester and Ultimate Completer	187
Figure 2-49	Calculation of 32-bit ECRC for TLP End to End Data Integrity Protection	
Figure 3-1	Layering Diagram Highlighting the Data Link Layer	
Figure 3-2	Data Link Control and Management State Machine	211
Figure 3-3	VC0 Flow Control Initialization Example with 8b/10b Encoding-based Framing	
Figure 3-4	DLLP Type and CRC Fields	221
Figure 3-5	Data Link Layer Packet Format for Ack and Nak	224
Figure 3-6	NOP Data Link Layer Packet Format	224
Figure 3-7	Data Link Layer Packet Format for InitFC1	224
Figure 3-8	Data Link Layer Packet Format for InitFC2	224
Figure 3-9	Data Link Layer Packet Format for UpdateFC	225
Figure 3-10	PM Data Link Layer Packet Format	225
Figure 3-11	Vendor-specific Data Link Layer Packet Format	225
Figure 3-12	Data Link Feature DLLP Format	225
Figure 3-13	Diagram of CRC Calculation for DLLPs	227
Figure 3-14	TLP with LCRC and TLP Sequence Number Applied	228
Figure 3-15	TLP Following Application of TLP Sequence Number and Reserved Bits	
Figure 3-16	Calculation of LCRC	232
Figure 3-17	Received DLLP Error Check Flowchart	236
Figure 3-18	Ack/Nak DLLP Processing Flowchart	238
Figure 3-19	Receive Data Link Layer Handling of TLPs	241
Figure 4-1	Layering Diagram Highlighting Physical Layer	245
Figure 4-2	Character to Symbol Mapping	
Figure 4-3	Bit Transmission Order on Physical Lanes - x1 Example	247
Figure 4-4	Bit Transmission Order on Physical Lanes - x4 Example	247
Figure 4-5	TLP with Framing Symbols Applied	
Figure 4-6	DLLP with Framing Symbols Applied	250
Figure 4-7	Framed TLP on a x1 Link	251
Figure 4-8	Framed TLP on a x2 Link	251
Figure 4-9	Framed TLP on a x4 Link	252
Figure 4-10	LFSR with 8b/10b Scrambling Polynomial	253
Figure 4-11	Example of Bit Transmission Order in a x1 Link Showing 130 Bits of a Block	255
Figure 4-12	Example of Bit Placement in a x4 Link with One Block per Lane	256
Figure 4-13	Layout of Framing Tokens	259
Figure 4-14	TLP and DLLP Layout	261
Figure 4-15	Packet Transmission in a x8 Link	261
Figure 4-16	Nullified TLP Layout in a x8 Link with Other Packets	262
Figure 4-17	SKP Ordered Set of Length 66-bit in a x8 Link	263
Figure 4-18	LFSR with Scrambling Polynomial in 8.0 GT/s and Above Data Rate	269
Figure 4-19	Alternate Implementation of the LFSR for Descrambling	271
Figure 4-20	Precoding working the scrambler/ de-scrambler	273
Figure 4-21	8.0 GT/s Equalization Flow	284
Figure 4-22	16.0 GT/s Equalization Flow	285
Figure 4-23	Equalization Bypass Example	286
Figure 4-24	Alternate Protocol Negotiation and Equalization Bypass LTSSM States	299
Figure 4-25	Electrical Idle Exit Ordered Set for 8.0 GT/s and Above Data Rates (EIEOS)	303
Figure 4-26	Main State Diagram for Link Training and Status State Machine	317

Figure 4-27	Detect Substate Machine	319
Figure 4-28	Polling Substate Machine	325
Figure 4-29	Configuration Substate Machine	340
Figure 4-30	Recovery Substate Machine	365
Figure 4-31	L0s Substate Machine	371
Figure 4-32	L1 Substate Machine	373
Figure 4-33	L2 Substate Machine	374
Figure 4-34	Loopback Substate Machine	380
Figure 4-35	Receiver Number Assignment	396
Figure 4-36	Supported Retimer Topologies	410
Figure 4-37	Retimer CLKREQ# Connection Topology	436
Figure 5-1	Link Power Management State Flow Diagram	442
Figure 5-2	Entry into the L1 Link State	451
Figure 5-3	Exit from L1 Link State Initiated by Upstream Component	453
Figure 5-4	Conceptual Diagrams Showing Two Example Cases of WAKE# Routing	456
Figure 5-5	A Conceptual PME Control State Machine	459
Figure 5-6	L1 Transition Sequence Ending with a Rejection (L0s Enabled)	470
Figure 5-7	L1 Successful Transition Sequence	471
Figure 5-8	Example of L1 Exit Latency Computation	473
Figure 5-9	State Diagram for L1 PM Substates	479
Figure 5-10	Downstream Port with a Single PLL	480
Figure 5-11	Multiple Downstream Ports with a shared PLL	481
Figure 5-12	Example: L1.1 Waveforms Illustrating Upstream Port Initiated Exit	483
Figure 5-13	Example: L1.1 Waveforms Illustrating Downstream Port Initiated Exit	484
Figure 5-14	L1.2 Substates	485
Figure 5-15	Example: Illustration of Boundary Condition due to Different Sampling of CLKREQ#	486
Figure 5-16	Example: L1.2 Waveforms Illustrating Upstream Port Initiated Exit	487
Figure 5-17	Example: L1.2 Waveforms Illustrating Downstream Port Initiated Exit	488
Figure 5-18	Function Power Management State Transitions	492
Figure 5-19	PCI Express Bridge Power Management Diagram	493
Figure 6-1	Error Classification	506
Figure 6-2	Flowchart Showing Sequence of Device Error Signaling and Logging Operations	518
Figure 6-3	Pseudo Logic Diagram for Selected Error Message Control and Status Bits	519
Figure 6-4	TC Filtering Example	535
Figure 6-5	TC to VC Mapping Example	536
Figure 6-6	An Example of Traffic Flow Illustrating Ingress and Egress	537
Figure 6-7	An Example of Differentiated Traffic Flow Through a Switch	538
Figure 6-8	Switch Arbitration Structure	539
Figure 6-9	VC ID and Priority Order - An Example	540
Figure 6-10	Multi-Function Arbitration Model	543
Figure 6-11	Root Complex Represented as a Single Component	578
Figure 6-12	Root Complex Represented as Multiple Components	579
Figure 6-13	Example System Topology with ARI Devices	592
Figure 6-14	Segmentation of the Multicast Address Range	593
Figure 6-15	Latency Fields Format for LTR Messages	609
Figure 6-16	CLKREQ# and Clock Power Management	612
Figure 6-17	Use of LTR and Clock Power Management	613
Figure 6-18	Codes and Equivalent WAKE# Patterns	
Figure 6-19	Example Platform Topology Showing a Link Where OBFF is Carried by Messages	616
Figure 6-20	PASID TLP Prefix	619
Figure 6-21	Sample LN System Block Diagram	
Figure 6-22	LN Protocol Basic Operation	624

Figure 6-23	Example System Topologies using PTM	628
Figure 6-24	Precision Time Measurement Link Protocol	629
Figure 6-25	Precision Time Measurement Example	631
Figure 6-26	PTM Requester Operation	633
Figure 6-27	PTM Timestamp Capture Example	636
Figure 6-28	Example Illustrating Application of Enhanced Allocation	640
Figure 6-29	Emergency Power Reduction State: Example Add-in Card	644
Figure 6-30	FPB High Level Diagram and Example Topology	649
Figure 6-31	Example Illustrating "Flattening" of a Switch	650
Figure 6-32	Vector Mechanism for Address Range Decoding	651
Figure 6-33	Relationship between FPB and non-FPB Decode Mechanisms	
Figure 6-34	Routing IDs (RIDs) and Supported Granularities	654
Figure 6-35	Addresses in Memory Below 4 GB and Effect of Granularity	655
Figure 6-36	VPD Format	660
Figure 6-37	Example NPEM Configuration using a Downstream Port	665
Figure 6-38	Example NPEM Configuration using an Upstream Port	666
Figure 6-39	NPEM Command Flow	667
Figure 7-1	PCI Express Root Complex Device Mapping	674
Figure 7-2	PCI Express Switch Device Mapping	674
Figure 7-3	PCI Express Configuration Space Layout	675
Figure 7-4	Common Configuration Space Header	685
Figure 7-5	Command Register	686
Figure 7-6	Status Register	689
Figure 7-7	Class Code Register	691
Figure 7-8	Header Type Register	692
Figure 7-9	BIST Register	693
Figure 7-10	Type 0 Configuration Space Header	696
Figure 7-11	Base Address Register for Memory	697
Figure 7-12	Base Address Register for I/O	697
Figure 7-13	Expansion ROM Base Address Register	701
Figure 7-14	Type 1 Configuration Space Header	704
Figure 7-15	Secondary Status Register	706
Figure 7-16	Bridge Control Register	710
Figure 7-17	Power Management Capability Structure	712
Figure 7-18	Power Management Capabilities Register	713
Figure 7-19	Power Management Control/Status Register	715
Figure 7-20	Data Register	
Figure 7-21	PCI Express Capability Structure	
Figure 7-22	PCI Express Capability List Register	720
Figure 7-23	PCI Express Capabilities Register	720
Figure 7-24	Device Capabilities Register	722
Figure 7-25	Device Control Register	725
Figure 7-26	Device Status Register	
Figure 7-27	Link Capabilities Register	
Figure 7-28	Link Control Register	736
Figure 7-29	Link Status Register	
Figure 7-30	Slot Capabilities Register	
Figure 7-31	Slot Control Register	
Figure 7-32	Slot Status Register	
Figure 7-33	Root Control Register	
Figure 7-34	Root Capabilities Register	
Figure 7-35	Root Status Register	752

Figure 7-36	Device Capabilities 2 Register	753
Figure 7-37	Device Control 2 Register	758
Figure 7-38	Link Capabilities 2 Register	761
Figure 7-39	Link Control 2 Register	764
Figure 7-40	Link Status 2 Register	768
Figure 7-41	Slot Capabilities 2 Register	771
Figure 7-42	PCI Express Extended Configuration Space Layout	772
Figure 7-43	PCI Express Extended Capability Header	772
Figure 7-44	MSI Capability Structure for 32-bit Message Address	774
Figure 7-45	MSI Capability Structure for 64-bit Message Address	774
Figure 7-46	MSI Capability Structure for 32-bit Message Address and PVM	774
Figure 7-47	MSI Capability Structure for 64-bit Message Address and PVM	775
Figure 7-48	MSI Capability Header	775
Figure 7-49	Message Control Register for MSI	776
Figure 7-50	Message Address Register for MSI	778
Figure 7-51	Message Upper Address Register for MSI	778
Figure 7-52	Message Data Register for MSI	779
Figure 7-53	Extended Message Data Register for MSI	779
Figure 7-54	Mask Bits Register for MSI	780
Figure 7-55	Pending Bits Register for MSI	
Figure 7-56	MSI-X Capability Structure	781
Figure 7-57	MSI-X Table Structure	782
Figure 7-58	MSI-X PBA Structure	782
Figure 7-59	MSI-X Capability Header	784
Figure 7-60	Message Control Register for MSI-X	785
Figure 7-61	Table Offset/Table BIR Register for MSI-X	
Figure 7-62	PBA Offset/PBA BIR Register for MSI-X	
Figure 7-63	Message Address Register for MSI-X Table Entries	
Figure 7-64	Message Upper Address Register for MSI-X Table Entries	
Figure 7-65	Message Data Register for MSI-X Table Entries	788
Figure 7-66	Vector Control Register for MSI-X Table Entries	788
Figure 7-67	Pending Bits Register for MSI-X PBA Entries	789
Figure 7-68	Secondary PCI Express Extended Capability Structure	791
Figure 7-69	Secondary PCI Express Extended Capability Header	792
Figure 7-70	Link Control 3 Register	792
Figure 7-71	Lane Error Status Register	793
Figure 7-72	Lane Equalization Control Register	794
Figure 7-73	Lane Equalization Control Register Entry	
Figure 7-74	Data Link Feature Extended Capability	797
Figure 7-75	Data Link Feature Extended Capability Header	
Figure 7-76	Data Link Feature Capabilities Register	798
Figure 7-77	Data Link Feature Status Register	798
Figure 7-78	Physical Layer 16.0 GT/s Extended Capability	800
Figure 7-79	Physical Layer 16.0 GT/s Extended Capability Header	800
Figure 7-80	16.0 GT/s Capabilities Register	801
Figure 7-81	16.0 GT/s Control Register	801
Figure 7-82	16.0 GT/s Status Register	802
Figure 7-83	16.0 GT/s Local Data Parity Mismatch Status Register	803
Figure 7-84	16.0 GT/s First Retimer Data Parity Mismatch Status Register	803
Figure 7-85	16.0 GT/s Second Retimer Data Parity Mismatch Status Register	
Figure 7-86	16.0 GT/s Lane Equalization Control Register Entry	805
Figure 7-87	Physical Layer 32.0 GT/s Extended Capability	807

Figure 7-88	Physical Layer 32.0 GT/s Extended Capability Header	807
Figure 7-89	32.0 GT/s Capabilities Register	808
Figure 7-90	32.0 GT/s Control Register	809
Figure 7-91	32.0 GT/s Status Register	810
Figure 7-92	Received Modified TS Data 1 Register	811
Figure 7-93	Received Modified TS Data 2 Register	812
Figure 7-94	Transmitted Modified TS Data 1 Register	814
Figure 7-95	Transmitted Modified TS Data 2 Register	815
Figure 7-96	32.0 GT/s Lane Equalization Control Register Entry	816
Figure 7-97	Lane Margining at the Receiver Extended Capability	
Figure 7-98	Lane Margining at the Receiver Extended Capability Header	
Figure 7-99	Margining Port Capabilities Register	819
Figure 7-100	Margining Port Status Register	820
Figure 7-101	Lane N: Margining Control Register Entry	821
Figure 7-102	Lane N: Margining Lane Status Register Entry	822
Figure 7-103	ACS Extended Capability	
Figure 7-104	ACS Extended Capability Header	823
Figure 7-105	ACS Capability Register	824
Figure 7-106	ACS Control Register	825
Figure 7-107	Egress Control Vector Register	
Figure 7-108	Power Budgeting Extended Capability	
Figure 7-109	Power Budgeting Extended Capability Header	
Figure 7-110	Power Budgeting Data Register	831
Figure 7-111		
Figure 7-112	LTR Extended Capability Structure	
Figure 7-113	LTR Extended Capability Header	
Figure 7-114	Max Snoop Latency Register	
Figure 7-115	Max No-Snoop Latency Register	
Figure 7-116	L1 PM Substates Extended Capability	
Figure 7-117		
•	L1 PM Substates Capabilities Register	
•	L1 PM Substates Control 1 Register	
Figure 7-120	L1 PM Substates Control 2 Register	840
Figure 7-121	L1 PM Substates Status Register	841
_	Advanced Error Reporting Extended Capability Structure	
Figure 7-123	Advanced Error Reporting Extended Capability Header	843
-	Uncorrectable Error Status Register	
Figure 7-125	Uncorrectable Error Mask Register	
Figure 7-126	Uncorrectable Error Severity Register	847
Figure 7-127	Correctable Error Status Register	
Figure 7-128	Correctable Error Mask Register	
Figure 7-129	Advanced Error Capabilities and Control Register	
Figure 7-130	Header Log Register	
Figure 7-131	Root Error Command Register	852
Figure 7-132	Root Error Status Register	853
Figure 7-133	Error Source Identification Register	
Figure 7-134	TLP Prefix Log Register	
Figure 7-135	First DW of Enhanced Allocation Capability	
Figure 7-136	Second DW of Enhanced Allocation Capability	
Figure 7-137	First DW of Each Entry for Enhanced Allocation Capability	
Figure 7-138	Format of Entry for Enhanced Allocation Capability	
Figure 7-139	Example Entry with 64b Base and 64b MaxOffset	
_	· · · · · · · · · · · · · · · · · · ·	

Figure 7-140	Example Entry with 64b Base and 32b MaxOffset	861
Figure 7-141	Example Entry with 32b Base and 64b MaxOffset	862
Figure 7-142	Example Entry with 32b Base and 32b MaxOffset	862
Figure 7-143	Resizable BAR Extended Capability	864
Figure 7-144	Resizable BAR Extended Capability Header	864
Figure 7-145	Resizable BAR Capability Register	865
Figure 7-146	Resizable BAR Control Register	867
Figure 7-147	ARI Extended Capability	
Figure 7-148	ARI Extended Capability Header	870
Figure 7-149	ARI Capability Register	870
Figure 7-150	ARI Control Register	871
Figure 7-151	PASID Extended Capability Structure	872
Figure 7-152	PASID Extended Capability Header	872
Figure 7-153	PASID Capability Register	873
Figure 7-154	PASID Control Register	873
Figure 7-155	FRS Queueing Extended Capability	874
Figure 7-156	FRS Queueing Extended Capability Header	
Figure 7-157	FRS Queueing Capability Register	875
Figure 7-158	FRS Queueing Status Register	876
Figure 7-159	FRS Queueing Control Register	877
Figure 7-160	FRS Message Queue Register	877
Figure 7-161	FPB Capability Structure	878
Figure 7-162	FPB Capability Header	878
Figure 7-163	FPB Capabilities Register	879
Figure 7-164	FPB RID Vector Control 1 Register	
Figure 7-165	FPB RID Vector Control 2 Register	882
Figure 7-166	FPB MEM Low Vector Control Register	883
Figure 7-167	FPB MEM High Vector Control 1 Register	884
Figure 7-168	FPB MEM High Vector Control 2 Register	886
Figure 7-169	FPB Vector Access Control Register	887
Figure 7-170	FPB Vector Access Data Register	888
Figure 7-171	Virtual Channel Extended Capability Structure	890
Figure 7-172	Virtual Channel Extended Capability Header	891
Figure 7-173	Port VC Capability Register 1	891
-	Port VC Capability Register 2	
Figure 7-175	Port VC Control Register	893
Figure 7-176	Port VC Status Register	
Figure 7-177	VC Resource Capability Register	
Figure 7-178	VC Resource Control Register	
Figure 7-179	VC Resource Status Register	
Figure 7-180	Example VC Arbitration Table with 32 Phases	
Figure 7-181	Example Port Arbitration Table with 128 Phases and 2-bit Table Entries	
Figure 7-182	MFVC Capability Structure	
Figure 7-183	MFVC Extended Capability Header	
Figure 7-184	MFVC Port VC Capability Register 1	
Figure 7-185	MFVC Port VC Capability Register 2	
Figure 7-186	MFVC Port VC Control Register	
Figure 7-187	MFVC Port VC Status Register	
Figure 7-188	MFVC VC Resource Capability Register	
Figure 7-189	MFVC VC Resource Control Register	
Figure 7-190	MFVC VC Resource Status Register	
Figure 7-191	Device Serial Number Extended Capability Structure	912

Figure 7-192	Device Serial Number Extended Capability Header	912
Figure 7-193	Serial Number Register	913
Figure 7-194	Vendor-Specific Capability	913
Figure 7-195	VSEC Capability Structure	914
Figure 7-196	Vendor-Specific Extended Capability Header	915
Figure 7-197	Vendor-Specific Header	915
Figure 7-198	Designated Vendor-Specific Extended Capability	916
Figure 7-199	Designated Vendor-Specific Extended Capability Header	
Figure 7-200	Designated Vendor-Specific Header 1	
Figure 7-201	Designated Vendor-Specific Header 2	918
Figure 7-202	RCRB Header Extended Capability Structure	919
Figure 7-203	RCRB Header Extended Capability Header	919
Figure 7-204	RCRB Vendor ID and Device ID register	
Figure 7-205	RCRB Capabilities register	
Figure 7-206	RCRB Control register	
Figure 7-207	Root Complex Link Declaration Extended Capability	
Figure 7-208	Root Complex Link Declaration Extended Capability Header	
Figure 7-209	Element Self Description Register	
Figure 7-210	Link Entry	
Figure 7-211	Link Description Register	
Figure 7-212	Link Address for Link Type 0	
Figure 7-213	Link Address for Link Type 1	
Figure 7-214	Root Complex Internal Link Control Extended Capability	
Figure 7-215	Root Complex Internal Link Control Extended Capability Header	
Figure 7-216	Root Complex Link Capabilities Register	
Figure 7-217	Root Complex Link Control Register	
Figure 7-218	Root Complex Link Status Register	
Figure 7-219	Root Complex Event Collector Endpoint Association Extended Capability	
Figure 7-220	Root Complex Event Collector Endpoint Association Extended Capability Header	
Figure 7-221	RCEC Associated Bus Numbers Register	
Figure 7-222	Multicast Extended Capability Structure	
Figure 7-223	Multicast Extended Capability Header	
Figure 7-224	Multicast Capability Register	
Figure 7-225	Multicast Control Register	
•	MC_Base_Address Register	
_	MC_Receive Register	
Figure 7-228	MC_Block_All Register	
Figure 7-229	MC_Block_Untranslated Register	
Figure 7-230	MC_Overlay_BAR Register	
Figure 7-231	Dynamic Power Allocation Extended Capability Structure	
Figure 7-232	DPA Extended Capability Header	
Figure 7-233	DPA Capability Register	
Figure 7-234	DPA Latency Indicator Register	
Figure 7-235	DPA Status Register	
Figure 7-236	DPA Control Register	
Figure 7-237	DPA Power Allocation Array	
Figure 7-238	Substate Power Allocation Register (0 to Substate_Max)	
Figure 7-239	TPH Extended Capability Structure	
Figure 7-240	TPH Requester Extended Capability Header	
Figure 7-241	TPH Requester Capability Register	
Figure 7-242	TPH Requester Control Register	
Figure 7-243	TPH ST Table	

Figure 7-244	TPH ST Table Entry	949
Figure 7-245	LN Requester Extended Capability	950
Figure 7-246	LNR Extended Capability Header	950
Figure 7-247	LNR Capability Register	951
Figure 7-248	LNR Control Register	951
Figure 7-249	DPC Extended Capability	953
Figure 7-250	DPC Extended Capability Header	953
Figure 7-251	DPC Capability Register	954
Figure 7-252	DPC Control Register	955
Figure 7-253	DPC Status Register	957
Figure 7-254	DPC Error Source ID Register	959
Figure 7-255	RP PIO Status Register	959
Figure 7-256	RP PIO Mask Register	960
Figure 7-257	RP PIO Severity Register	961
Figure 7-258	RP PIO SysError Register	962
Figure 7-259	RP PIO Exception Register	963
Figure 7-260	RP PIO Header Log Register	964
Figure 7-261	RP PIO ImpSpec Log Register	964
Figure 7-262	RP PIO TLP Prefix Log Register	
Figure 7-263	PTM Capability Structure	
Figure 7-264	PTM Extended Capability Header	
Figure 7-265	PTM Capability Register	
Figure 7-266	PTM Control Register	
Figure 7-267	Readiness Time Reporting Extended Capability	
Figure 7-268	Readiness Time Encoding	
Figure 7-269	Readiness Time Reporting Extended Capability Header	
Figure 7-270	Readiness Time Reporting 1 Register	
Figure 7-271	Readiness Time Reporting 2 Register	
Figure 7-272	Hierarchy ID Extended Capability	
Figure 7-273	Hierarchy ID Extended Capability Header	
Figure 7-274	Hierarchy ID Status Register	
Figure 7-275	Hierarchy ID Data Register	
Figure 7-276	Hierarchy ID GUID 1 Register	
Figure 7-277	Hierarchy ID GUID 2 Register	
Figure 7-278		978
Figure 7-279	Hierarchy ID GUID 4 Register	978
Figure 7-280	Hierarchy ID GUID 5 Register	
Figure 7-281	VPD Capability Structure	
Figure 7-282	VPD Address Register	
Figure 7-283	VPD Data Register	
Figure 7-284	NPEM Extended Capability	
Figure 7-285	NPEM Extended Capability Header	
Figure 7-286	NPEM Capability Register	
Figure 7-287	NPEM Control Register	
Figure 7-288	NPEM Status Register	
Figure 7-289	Alternate Protocol Extended Capability	
Figure 7-290	Alternate Protocol Extended Capability Header	
Figure 7-291	Alternate Protocol Capabilities Register	
Figure 7-292		
Figure 7-293	Alternate Protocol Data 1 Register	
Figure 7-294		
Figure 7-295	6	
	The state of the s	

Figure 7-296	Conventional PCI Advanced Features Capability (AF)	991
Figure 7-297	Advanced Features Capability Header	991
Figure 7-298	AF Capabilities Register	992
Figure 7-299	Conventional PCI Advanced Features Control Register	992
Figure 7-300	AF Status Register	993
Figure 7-301	SFI Extended Capability	994
Figure 7-302	SFI Extended Capability Header	994
Figure 7-303	SFI Capability Register	995
Figure 7-304	SFI Control Register	995
Figure 7-305	SFI Status Register	997
Figure 7-306	SFI CAM Address Register	998
Figure 7-307	SFI CAM Data Register	998
Figure 7-308	Subsystem ID and Sybsystem Vendor ID Capability	999
Figure 8-1	Tx Test Board for Non-Embedded Refclk	1002
Figure 8-2	Tx Test board for Embedded Refclk	1003
Figure 8-3	Single-ended and Differential Levels	1005
Figure 8-4	Tx Equalization FIR Representation	1006
Figure 8-5	Definition of Tx Voltage Levels and Equalization Ratios	1007
Figure 8-6	Waveform Measurement Points for Pre-shoot	1009
Figure 8-7	Waveform Measurement Points for De-emphasis	1010
Figure 8-8	V _{TX-DIFF-PP} and V _{TX-DIFF-PP-LOW} Measurement	1011
Figure 8-9	Transmit Equalization Coefficient Space Triangular Matrix Example	1012
Figure 8-10	Measuring V _{TX-EIEOS-FS} and V _{TX-EIEOS-RS} at 8.0 GT/s	
Figure 8-11	Compliance Pattern and Resulting Package Loss Test Waveform	
Figure 8-12	2.5 and 5.0 GT/s Transmitter Margining Voltage Levels and Codes	
Figure 8-13	First Order CC Behavioral CDR Transfer Functions	
Figure 8-14	2 nd Order Behavioral SRIS CDR Transfer Functions for 2.5 GT/s and 5.0 GT/s	
Figure 8-15	Behavioral SRIS CDR Function for 8.0 GT/s and SRIS and CC CDR for 16.0 GT/s	
Figure 8-16	Relation Between Data Edge PDFs and Recovered Data Clock	
Figure 8-17	Derivation of T _{TX-UTJ} and T _{TX-UDJDD}	
Figure 8-18	PWJ Relative to Consecutive Edges 1 UI Apart	
Figure 8-19	Definition of T _{TX-UPW-DJDD} and T _{TX-UPW-TJ} Data Rate Dependent Transmitter Parameters	
Figure 8-20	Tx, Rx Differential Return Loss Mask with 50 Ohm Reference	
Figure 8-21	Tx, Rx Common Mode Return Loss Mask with 50 Ohm Reference	
Figure 8-22	Rx Testboard Topology for 16.0 and 32.0 GT/s	
Figure 8-23	Example Calibration Channel IL Mask Excluding Rx Package for 8.0 GT/s	
Figure 8-24	Example 16.0 GT/s Calibration Channel	
Figure 8-25	Stackup for Example 16.0 GT/s Calibration Channel	
Figure 8-26	CEM Connector Drill Hole Pad Stack	
Figure 8-27	Pad Stack for SMA Drill Holes	
Figure 8-28	Example 32.0 GT/s Calibration Channel	
Figure 8-29	Stack-up for Example 32.0 GT/s Calibration Channel	
Figure 8-30	Transfer Function for 8.0 GT/s Behavioral CTLE	
Figure 8-31	Loss Curves for 8.0 GT/s Behavioral CTLE	
Figure 8-32	Loss Curves for 16.0 GT/s Behavioral CTLE	
Figure 8-33	Loss Curves for 32.0 GT/s Behavioral CTLE	
Figure 8-34	Variables Definition and Diagram for 1-tap DFE	
Figure 8-35	Diagram for 2-tap DFE	
Figure 8-36	Layout for Calibrating the Stressed Jitter Eye at 8.0 GT/s	
Figure 8-37	Layout for Calibrating the Stressed Jitter Eye at 16.0 GT/s	
Figure 8-38	Sj Mask for Receivers Operating in IR mode at 8.0 GT/s	
Figure 8-39	Sj Mask for Receivers Operating in SRIS mode at 16.0 GT/s	
_	· · · · · · · · · · · · · · · · · · ·	

Figure 8-40	Sj Mask for Receivers Operating in CC mode at 16.0 GT/s	1058
Figure 8-41	Sj Mask for Receivers Operating in SRIS mode at 32.0 GT/s	1059
Figure 8-42	Sj Mask for Receivers Operating in CC mode at 32.0 GT/s	1060
Figure 8-43	Sj Masks for Receivers Operating in CC Mode at 8.0 GT/s	1061
Figure 8-44	Layout for Jitter Testing Common Refclk Rx at 16.0 GT/s	1062
Figure 8-45	Layout for Jitter Testing for Independent Refclk Rx at 16.0 GT/s	1062
Figure 8-46	Exit from Idle Voltage and Time Margins	
Figure 8-47	Allowed Ranges for Maximum Timing and Voltage Margins	1066
Figure 8-48	Flow Diagram for Channel Tolerancing at 2.5 and 5.0 GT/s	1070
Figure 8-49	Flow Diagram for Channel Tolerancing at 8.0 and 16.0 GT/s	1071
Figure 8-50	Tx/Rx Behavioral Package Models	1072
Figure 8-51	Behavioral Tx and Rx S-Port Designation for 8.0 and 16.0 GT/s Packages	1072
Figure 8-52	SDD21 Plots for Root and Non-Root Packages for 16.0 GT/s	1073
Figure 8-53	Insertion Loss for Root Reference Package for 32.0 GT/s	1074
Figure 8-54	Return Loss for Root Reference Package for 32.0 GT/s	1074
Figure 8-55	NEXT for Root Reference Package (Worst Case) for 32.0 GT/s	1075
Figure 8-56	FEXT for Root Reference Package (Worst Case) for 32.0 GT/s	
Figure 8-57	Insertion Loss for Non-Root Reference Package for 32.0 GT/s	1076
Figure 8-58	Return Loss for Non-Root Reference Package for 32.0 GT/s	
Figure 8-59	NEXT for Non-Root Reference Package (Worst Case) for 32.0 GT/s	1077
Figure 8-60	FEXT for Non-Root Reference Package (Worst Case) for 32.0 GT/s	
Figure 8-61	32.0 GT/s Reference Package Port Connections for Pin to Pin Channel Evaluation	
Figure 8-62	Example Derivation of 8.0 GT/s Jitter Parameters for	1080
Figure 8-63	EH, EW Mask	
Figure 8-64	Oscilloscope Refclk Test Setup For All Cases Except Jitter at 32.0 GT/s	1085
Figure 8-65	Single-Ended Measurement Points for Absolute Cross Point and Swing	1088
Figure 8-66	Single-Ended Measurement Points for Delta Cross Point	1088
Figure 8-67	Single-Ended Measurement Points for Rise and Fall Time Matching	1088
Figure 8-68	Differential Measurement Points for Duty Cycle and Period	1088
Figure 8-69	Differential Measurement Points for Rise and Fall Time	1089
Figure 8-70	Differential Measurement Points for Ringback	1089
Figure 8-71	Limits for phase jitter from the Reference with 5000 ppm SSC	1091
Figure 8-72	5 MHz PLL Transfer Function Example	1092
Figure 8-73	Common Refclk Rx Architecture for all Data Rates Except 32.0 GT/s	1093
Figure 8-74	Common Refclk PLL and CDR Characteristics for 2.5 GT/s	1094
Figure 8-75	Common Refclk PLL and CDR Characteristics for 5.0 GT/s	1095
Figure 8-76	Common Refclk PLL and CDR Characteristics for 8.0 and 16.0 GT/s	1095
Figure 8-77	Common Refclk PLL and CDR Characteristics for 32.0 GT/s	1095
Figure 9-1	Generic Platform Configuration	1099
Figure 9-2	Generic Platform Configuration with a VI and Multiple SI	1100
Figure 9-3	Generic Platform Configuration with SR-IOV and IOV Enablers	1102
Figure 9-4	Example Multi-Function Device	1104
Figure 9-5	Example SR-IOV Single PF Capable Device	1105
Figure 9-6	Example SR-IOV Multi-PF Capable Device	1107
Figure 9-7	Example SR-IOV Device with Multiple Bus Numbers	1109
Figure 9-8	Example SR-IOV Device with a Mixture of Function Types	1110
Figure 9-9	I/O Virtualization Interoperability	1111
Figure 9-10	BAR Space Example for Single BAR Device	1113
Figure 9-11	Initial VF Migration State Array	1118
Figure 9-12	VF Migration State Diagram	1119
Figure 9-13	SR-IOV Extended Capability	1122
Figure 9-14	SR-IOV Extended Capability Header	1122

Figure 9-15	SR-IOV Capabilities Register	1123
Figure 9-16	SR-IOV Control Register	1126
Figure 9-17	SR-IOV Status	1130
Figure 9-18	VF Migration State Array Offset	1136
Figure 9-19	VF Migration State Entry	1137
Figure 9-20	PF/VF Type 0 Configuration Space Header	1139
Figure 9-21	VF Resizable BAR Extended Capability	1152
Figure 9-22	VF Resizable BAR Extended Capability Header	1153
Figure 9-23	VF Resizable BAR Control Register	1154
Figure 9-24	MSI-X Capability	1166
Figure 10-1	Example Illustrating a Platform with TA, ATPT, and ATC Elements	1170
Figure 10-2	Example ATS Translation Request/Completion Exchange	1171
Figure 10-3	Example Multi-Function Device with ATC per Function	
Figure 10-4	Invalidation Protocol with a Single Invalidation Request and Completion	
Figure 10-5	Single Invalidate Request with Multiple Invalidate Completions	
Figure 10-6	Memory Request Header with 64-bit Address	
Figure 10-7	Memory Request Header with 32-bit Address	
Figure 10-8	64-bit Translation Request Header	
Figure 10-9	32-bit Translation Request Header	
Figure 10-10	Translation Completion with No Data	
Figure 10-11	Successful Translation Completion	
Figure 10-12	Translation Completion Data Entry	
Figure 10-13	Invalidate Request Message	
Figure 10-14	Invalidate Request Message Body	
Figure 10-15	Invalidate Completion Message Format	
Figure 10-16	Page Request Message	
Figure 10-17	Stop Marker Message	
Figure 10-18	PRG Response Message	
Figure 10-19	ATS Extended Capability Structure	
Figure 10-20	ATS Extended Capability Header	
Figure 10-21	ATS Capability Register (Offset 04h)	
Figure 10-22	ATS Control Register	
Figure 10-23	Page Request Extended Capability Structure	
Figure 10-24	Page Request Extended Capability Header	
Figure 10-25		
Figure 10-26	Page Request Status Register	
Figure A-1	An Example Showing Endpoint-to-Root-Complex and Peer-to-Peer Communication Models	
Figure A-2	Two Basic Bandwidth Resourcing Problems: Over-Subscription and Congestion	
Figure A-3	A Simplified Example Illustrating PCI Express Isochronous Parameters	
Figure C-1	Scrambling Spectrum at 2.5 GT/s for Data Value of 0	
Figure E-1	Reference Topology for IDO Use	
Figure G-1	Device and Processor Connected Using a PMUX Link	
Figure G-2	PMUX Link	
Figure G-3	PMUX Packet Flow Through the Layers	1253
Figure G-4	PMUX Packet	
Figure G-5	TLP and PMUX Packet Framing (8b/10b Encoding)	
Figure G-6	TLP and PMUX Packet Framing (128b/130b Encoding)	
Figure G-7	PMUX Extended Capability	
Figure G-8	PMUX Extended Capability Header	
Figure G-9	PMUX Capability Register	
Figure G-10	PMUX Control Register	
Figure G-11	PMUX Status Register	

Figure G-12	PMUX Protocol Array Entry	1269

Table of Tables

Table 2-1	Transaction Types for Different Address Spaces	104
Table 2-2	Fmt[2:0] Field Values	108
Table 2-3	Fmt[2:0] and Type[4:0] Field Encodings	108
Table 2-4	Length[9:0] Field Encoding	110
Table 2-5	Address Field Mapping	114
Table 2-6	Header Field Locations for non-ARI ID Routing	115
Table 2-7	Header Field Locations for ARI ID Routing	115
Table 2-8	Byte Enables Location and Correspondence	118
Table 2-9	Ordering Attributes	126
Table 2-10	Cache Coherency Management Attribute	126
Table 2-11	Definition of TC Field Encodings	127
Table 2-12	Length Field Values for AtomicOp Requests	128
Table 2-13	TPH TLP Prefix Bit Mapping	131
Table 2-14	Location of PH[1:0] in TLP Header	132
Table 2-15	Processing Hint Encoding	132
Table 2-16	Location of ST[7:0] in TLP Headers	133
Table 2-17	Message Routing	135
Table 2-18	INTx Mechanism Messages	136
Table 2-19	Bridge Mapping for INTx Virtual Wires	138
Table 2-20	Power Management Messages	139
Table 2-21	Error Signaling Messages	140
Table 2-22	ERR_COR Subclass (ECS) Field Encodings	141
Table 2-23	Unlock Message	142
Table 2-24	Set_Slot_Power_Limit Message	142
Table 2-25	Vendor_Defined Messages	143
Table 2-26	Notification Reason (NR) Field Encodings	145
Table 2-27	LN Messages	146
Table 2-28	DRS Message	147
Table 2-29	FRS Message	148
Table 2-30	Hierarchy ID Message	149
Table 2-31	Ignored Messages	150
Table 2-32	LTR Message	151
Table 2-33	OBFF Message	151
Table 2-34	Precision Time Measurement Messages	152
Table 2-35	Completion Status Field Values	154
Table 2-36	Local TLP Prefix Types	
Table 2-37	End-End TLP Prefix Types	
Table 2-38	Calculating Byte Count from Length and Byte Enables	172
Table 2-39	Calculating Lower Address from First DW BE	173
Table 2-40	Ordering Rules Summary	177
Table 2-41	TC to VC Mapping Example	
Table 2-42	Flow Control Credit Types	188
Table 2-43	TLP Flow Control Credit Consumption	
Table 2-44	Minimum Initial Flow Control Advertisements	190
Table 2-45	[Field Size] Values	
Table 2-46	Maximum UpdateFC Transmission Latency Guidelines for 2.5 GT/s (Symbol Times)	197
Table 2-47	Maximum UpdateFC Transmission Latency Guidelines for 5.0 GT/s (Symbol Times)	197

Table 2-48	Maximum UpdateFC Transmission Latency Guidelines for 8.0 GT/s and Higher Data Rates (Symbol Times)	198
Table 2-49	Mapping of Bits into ECRC Field	199
Table 3-1	Data Link Feature Supported Bit Definition	215
Table 3-2	Scaled Flow Control Scaling Factors	220
Table 3-3	DLLP Type Encodings	221
Table 3-4	HdrScale and DataScale Encodings	223
Table 3-5	Mapping of Bits into CRC Field	226
Table 3-6	Mapping of Bits into LCRC Field	230
Table 3-7	Maximum Ack Latency Limits for 2.5 GT/s (Symbol Times)	242
Table 3-8	Maximum Ack Latency Limits for 5.0 GT/s (Symbol Times)	243
Table 3-9	Maximum Ack Latency Limits for 8.0 GT/s and higher data rates (Symbol Times)	243
Table 4-1	Special Symbols	248
Table 4-2	Framing Token Encoding	258
Table 4-3	Equalization requirements under different conditions	279
Table 4-4	Transmitter Preset Encoding	287
Table 4-5	Receiver Preset Hint Encoding for 8.0 GT/s	287
Table 4-6	TS1 Ordered Set	290
Table 4-7	TS2 Ordered Set	294
Table 4-8	Modified TS1/TS2 Ordered Set (8b/10b encoding)	296
Table 4-9	Modified TS Information 1 field in Modified TS1/TS2 Ordered Sets if Modified TS Usage = 010b (Altern	
	Protocol)	
Table 4-10	Electrical Idle Ordered Set (EIOS) for 2.5 GT/s and 5.0 GT/s Data Rates	
Table 4-11	Electrical Idle Ordered Set (EIOS) for 8.0 GT/s and Above Data Rates	
Table 4-12	Electrical Idle Exit Ordered Set (EIEOS) for 5.0 GT/s Data Rate	
Table 4-13	Electrical Idle Exit Ordered Set (EIEOS) for 8.0 GT/s Data Rates	
Table 4-14	Electrical Idle Exit Ordered Set (EIEOS) for 16.0 GT/s Data Rate	
Table 4-15	Electrical Idle Exit Ordered Set (EIEOS) for 32.0 GT/s Data Rate	
Table 4-16	Electrical Idle Inference Conditions	
Table 4-17	FTS for 8.0 GT/s and Above Data Rates	
Table 4-18	SDS Ordered Set (for 8.0 GT/s and 16.0 GT/s Data Rate)	
Table 4-19	SDS Ordered Set (for 32.0 GT/s and higher Data Rate)	
Table 4-20	Link Status Mapped to the LTSSM	
Table 4-21	Compliance Pattern Settings	
Table 4-22	Standard SKP Ordered Set with 128b/130b Encoding	
Table 4-23	Control SKP Ordered Set with 128b/130b Encoding	
Table 4-24	Illustration of Modified Compliance Pattern	
Table 4-25	Margin Command Related Fields in the Control SKP Ordered Set	
Table 4-26	Margin Commands and Corresponding Responses	
Table 4-27	Maximum Retimer Exit Latency	
Table 4-28	Inferring Electrical Idle	
Table 4-29	Retimer Latency Limit not SRIS (Symbol times)	
Table 4-30	Retimer Latency Limit SRIS (Symbol times)	
Table 5-1	Summary of PCI Express Link Power Management States	
Table 5-2	Relation Between Power Management States of Link and Components	
Table 5-3	Encoding of the ASPM Support Field	
Table 5-4	Description of the Slot Clock Configuration Bit	
Table 5-5	Description of the Common Clock Configuration Bit	
Table 5-6	Encoding of the L0s Exit Latency Field	
Table 5-7	Encoding of the L1 Exit Latency Field	
Table 5-8	Encoding of the Endpoint L0s Acceptable Latency Field	
Table 5-9	Encoding of the Endpoint L1 Acceptable Latency Field	476

Table 5-10	Encoding of the ASPM Control Field	476
Table 5-11	L1.2 Timing Parameters	489
Table 5-12	Power Management System Messages and DLLPs	490
Table 5-13	PCI Function State Transition Delays	492
Table 6-1	Error Messages	508
Table 6-2	General PCI Express Error List	520
Table 6-3	Physical Layer Error List	520
Table 6-4	Data Link Layer Error List	520
Table 6-5	Transaction Layer Error List	521
Table 6-6	Multi-Function Arbitration Error Model Example	545
Table 6-7	Elements of Hot-Plug	558
Table 6-8	Attention Indicator States	559
Table 6-9	Power Indicator States	560
Table 6-10	ACS P2P Request Redirect and ACS P2P Egress Control Interactions	586
Table 6-11	ECRC Rules for MC_Overlay	
Table 6-12	Processing Hint Mapping	
Table 6-13	ST Modes of Operation	607
Table 6-14	PASID TLP Prefix	
Table 6-15	Emergency Power Reduction Supported Values	
Table 6-16	System GUID Authority ID Encoding	
Table 6-17	Small Resource Data Type Tag Bit Definitions	
Table 6-18	Large Resource Data Type Tag Bit Definitions	
Table 6-19	Resource Data Type Flags for a Typical VPD	
Table 6-20	Example of Add-in Serial Card Number	
Table 6-21	VPD Large and Small Resource Data Tags	
Table 6-22	VPD Read-Only Fields	
Table 6-23	VPD Read/Write Fields	
Table 6-24	VPD Example	
Table 6-25	NPEM States	
Table 7-1	Enhanced Configuration Address Mapping	
Table 7-2	Register and Register Bit-Field Types	
Table 7-3	Command Register	
Table 7-4	Status Register	689
Table 7-5	Class Code Register	
Table 7-6	Header Type Register	
Table 7-7	BIST Register	
Table 7-8	Memory Base Address Register Bits 2:1 Encoding	
Table 7-9	Expansion ROM Base Address Register	
Table 7-10	I/O Addressing Capability	
Table 7-11	Secondary Status Register	
Table 7-12	Bridge Control Register	
Table 7-13	Power Management Capabilities Register	
Table 7-14	Power Management Control/Status Register	
Table 7-15	Data Register	
Table 7-16	Power Consumption/Dissipation Reporting	
Table 7-17	PCI Express Capability List Register	
Table 7-18	PCI Express Capabilities Register	
Table 7-19	Device Capabilities Register	
Table 7-20	Device Control Register	
Table 7-21	Device Status Register	
Table 7-22	Link Capabilities Register	
Table 7-23	Link Control Register	
	<u> </u>	

Table 7-24	Link Status Register	742
Table 7-25	Slot Capabilities Register	744
Table 7-26	Slot Control Register	746
Table 7-27	Slot Status Register	749
Table 7-28	Root Control Register	751
Table 7-29	Root Capabilities Register	752
Table 7-30	Root Status Register	752
Table 7-31	Device Capabilities 2 Register	753
Table 7-32	Device Control 2 Register	758
Table 7-33	Link Capabilities 2 Register	761
Table 7-34	Link Control 2 Register	765
Table 7-35	Link Status 2 Register	768
Table 7-36	Slot Capabilities 2 Register	771
Table 7-37	PCI Express Extended Capability Header	773
Table 7-38	MSI Capability Header	776
Table 7-39	Message Control Register for MSI	776
Table 7-40	Message Address Register for MSI	
Table 7-41	Message Upper Address Register for MSI	
Table 7-42	Message Data Register for MSI	
Table 7-43	Extended Message Data Register for MSI	
Table 7-44	Mask Bits Register for MSI	780
Table 7-45	Pending Bits Register for MSI	781
Table 7-46	MSI-X Capability Header	
Table 7-47	Message Control Register for MSI-X	
Table 7-48	Table Offset/Table BIR Register for MSI-X	
Table 7-49	PBA Offset/PBA BIR Register for MSI-X	
Table 7-50	Message Address Register for MSI-X Table Entries	
Table 7-51	Message Upper Address Register for MSI-X Table Entries	
Table 7-52	Message Data Register for MSI-X Table Entries	
Table 7-53	Vector Control Register for MSI-X Table Entries	
Table 7-54	Pending Bits Register for MSI-X PBA Entries	789
Table 7-55	Secondary PCI Express Extended Capability Header	792
Table 7-56	Link Control 3 Register	792
Table 7-57	Lane Error Status Register	794
Table 7-58	Lane Equalization Control Register Entry	795
Table 7-59	Data Link Feature Extended Capability Header	797
Table 7-60	Data Link Feature Capabilities Register	798
Table 7-61	Data Link Feature Status Register	
Table 7-62	Physical Layer 16.0 GT/s Extended Capability Header	801
Table 7-63	16.0 GT/s Capabilities Register	801
Table 7-64	16.0 GT/s Control Register	801
Table 7-65	16.0 GT/s Status Register	802
Table 7-66	16.0 GT/s Local Data Parity Mismatch Status Register	803
Table 7-67	16.0 GT/s First Retimer Data Parity Mismatch Status Register	
Table 7-68	16.0 GT/s Second Retimer Data Parity Mismatch Status Register	
Table 7-69	16.0 GT/s Lane Equalization Control Register Entry	805
Table 7-70	Physical Layer 32.0 GT/s Extended Capability Header	
Table 7-71	32.0 GT/s Capabilities Register	
Table 7-72	32.0 GT/s Control Register	
Table 7-73	32.0 GT/s Status Register	
Table 7-74	Received Modified TS Data 1 Register	
Table 7-75	Received Modified TS Data 2 Register	

Table 7-76	Transmitted Modified TS Data 1 Register	814
Table 7-77	Transmitted Modified TS Data 2 Register	815
Table 7-78	32.0 GT/s Lane Equalization Control Register Entry	816
Table 7-79	Lane Margining at the Receiver Extended Capability Header	819
Table 7-80	Margining Port Capabilities Register	819
Table 7-81	Margining Port Status Register	
Table 7-82	Lane N: Margining Control Register Entry	821
Table 7-83	Lane N: Margining Lane Status Register Entry	
Table 7-84	ACS Extended Capability Header	823
Table 7-85	ACS Capability Register	824
Table 7-86	ACS Control Register	825
Table 7-87	Egress Control Vector Register	828
Table 7-88	Power Budgeting Extended Capability Header	
Table 7-89	Power Budgeting Data Register	
Table 7-90	Power Budgeting Capability Register	833
Table 7-91	LTR Extended Capability Header	834
Table 7-92	Max Snoop Latency Register	834
Table 7-93	Max No-Snoop Latency Register	835
Table 7-94	L1 PM Substates Extended Capability Header	836
Table 7-95	L1 PM Substates Capabilities Register	
Table 7-96	L1 PM Substates Control 1 Register	838
Table 7-97	L1 PM Substates Control 2 Register	840
Table 7-98	L1 PM Substates Status Register	
Table 7-99	Advanced Error Reporting Extended Capability Header	843
Table 7-100	Uncorrectable Error Status Register	
Table 7-101	Uncorrectable Error Mask Register	
Table 7-102	Uncorrectable Error Severity Register	
Table 7-103	Correctable Error Status Register	
Table 7-104	Correctable Error Mask Register	
Table 7-105	Advanced Error Capabilities and Control Register	850
Table 7-106	Header Log Register	851
Table 7-107	Root Error Command Register	852
Table 7-108	Root Error Status Register	853
Table 7-109	Error Source Identification Register	854
Table 7-110	TLP Prefix Log Register	855
Table 7-111	First DW of Enhanced Allocation Capability	856
Table 7-112	Second DW of Enhanced Allocation Capability	857
Table 7-113	First DW of Each Entry for Enhanced Allocation Capability	858
Table 7-114	Enhanced Allocation Entry Field Value Definitions for both the Primary Properties and Secondary	
	Properties Fields	
Table 7-115	Resizable BAR Extended Capability Header	864
Table 7-116	Resizable BAR Capability Register	
Table 7-117	Resizable BAR Control Register	
Table 7-118	ARI Extended Capability Header	
Table 7-119	ARI Capability Register	
Table 7-120	ARI Control Register	
Table 7-121	PASID Extended Capability Header	
Table 7-122	PASID Capability Register	
Table 7-123	PASID Control Register	
Table 7-124	FRS Queueing Extended Capability Header	
Table 7-125	FRS Queueing Capability Register	
Table 7-126	FRS Queueing Status Register	876

Table 7-127	FRS Queueing Control Register	877
Table 7-128	FRS Message Queue Register	877
Table 7-129	FPB Capability Header	879
Table 7-130	FPB Capabilities Register	879
Table 7-131	FPB RID Vector Control 1 Register	881
Table 7-132	FPB RID Vector Control 2 Register	882
Table 7-133	FPB MEM Low Vector Control Register	883
Table 7-134	FPB MEM High Vector Control 1 Register	884
Table 7-135	FPB MEM High Vector Control 2 Register	
Table 7-136	FPB Vector Access Control Register	887
Table 7-137	FPB Vector Access Data Register	
Table 7-138	Virtual Channel Extended Capability Header	891
Table 7-139	Port VC Capability Register 1	892
Table 7-140	Port VC Capability Register 2	
Table 7-141	Port VC Control Register	893
Table 7-142	Port VC Status Register	
Table 7-143	VC Resource Capability Register	895
Table 7-144	VC Resource Control Register	
Table 7-145	VC Resource Status Register	
Table 7-146	Definition of the 4-bit Entries in the VC Arbitration Table	
Table 7-147	Length of the VC Arbitration Table	899
Table 7-148	Length of Port Arbitration Table	
Table 7-149	MFVC Extended Capability Header	
Table 7-150	MFVC Port VC Capability Register 1	
Table 7-151	MFVC Port VC Capability Register 2	
Table 7-152	MFVC Port VC Control Register	
Table 7-153	MFVC Port VC Status Register	
Table 7-154	MFVC VC Resource Capability Register	
Table 7-155	MFVC VC Resource Control Register	
Table 7-156	MFVC VC Resource Status Register	
Table 7-157	Length of Function Arbitration Table	
Table 7-158	Device Serial Number Extended Capability Header	
Table 7-159	Serial Number Register	
Table 7-160	Vendor-Specific Capability	
Table 7-161	Vendor-Specific Extended Capability Header	
Table 7-162	Vendor-Specific Header	
Table 7-163	Designated Vendor-Specific Extended Capability Header	
Table 7-164	Designated Vendor-Specific Header 1	
Table 7-165	Designated Vendor-Specific Header 2	
Table 7-166	RCRB Header Extended Capability Header	
Table 7-167	RCRB Vendor ID and Device ID register	
Table 7-168	RCRB Capabilities register	
Table 7-169	RCRB Control register	
Table 7-170	Root Complex Link Declaration Extended Capability Header	
Table 7-171	Element Self Description Register	
Table 7-172	Link Description Register	
Table 7-173	Link Address for Link Type 1	
Table 7-174	Root Complex Internal Link Control Extended Capability Header	
Table 7-175	Root Complex Link Capabilities Register	
Table 7-176	Root Complex Link Control Register	
Table 7-177	Root Complex Link Status Register	
Table 7-178	Root Complex Event Collector Endpoint Association Extended Capability Header	

Table 7-179	RCEC Associated Bus Numbers Register	935
Table 7-180	Multicast Extended Capability Header	937
Table 7-181	Multicast Capability Register	937
Table 7-182	Multicast Control Register	938
Table 7-183	MC_Base_Address Register	939
Table 7-184	MC_Receive Register	939
Table 7-185	MC_Block_All Register	940
Table 7-186	MC_Block_Untranslated Register	
Table 7-187	MC_Overlay_BAR Register	941
Table 7-188	DPA Extended Capability Header	942
Table 7-189	DPA Capability Register	943
Table 7-190	DPA Latency Indicator Register	944
Table 7-191	DPA Status Register	944
Table 7-192	DPA Control Register	945
Table 7-193	Substate Power Allocation Register (0 to Substate_Max)	946
Table 7-194	TPH Requester Extended Capability Header	947
Table 7-195	TPH Requester Capability Register	947
Table 7-196	TPH Requester Control Register	948
Table 7-197	TPH ST Table Entry	949
Table 7-198	LNR Extended Capability Header	
Table 7-199	LNR Capability Register	951
Table 7-200	LNR Control Register	
Table 7-201	DPC Extended Capability Header	
Table 7-202	DPC Capability Register	
Table 7-203	DPC Control Register	
Table 7-204	DPC Status Register	
Table 7-205	DPC Error Source ID Register	
Table 7-206	RP PIO Status Register	
Table 7-207	RP PIO Mask Register	960
Table 7-208	RP PIO Severity Register	961
Table 7-209	RP PIO SysError Register	962
Table 7-210	RP PIO Exception Register	
Table 7-211	RP PIO Header Log Register	
Table 7-212	RP PIO ImpSpec Log Register	
Table 7-213	RP PIO TLP Prefix Log Register	
Table 7-214	PTM Extended Capability Header	966
Table 7-215	PTM Capability Register	
Table 7-216	PTM Control Register	
Table 7-217	Readiness Time Reporting Extended Capability Header	
Table 7-218	Readiness Time Reporting 1 Register	971
Table 7-219	Readiness Time Reporting 2 Register	
Table 7-220	Hierarchy ID Extended Capability Header	
Table 7-221	Hierarchy ID Status Register	
Table 7-222	Hierarchy ID Data Register	
Table 7-223	Hierarchy ID GUID 1 Register	
Table 7-224	Hierarchy ID GUID 2 Register	
Table 7-225	Hierarchy ID GUID 3 Register	
Table 7-226	Hierarchy ID GUID 4 Register	
Table 7-227	Hierarchy ID GUID 5 Register	
Table 7-228	VPD Address Register	
Table 7-229	VPD Data Register	
Table 7-230	NPEM Extended Capability Header	
- 1		

Table 7-232 NPEM Control Register .984 Table 7-233 Alternate Protocol Extended Capability Header .986 Table 7-235 Alternate Protocol Capabilities Register .987 Table 7-236 Alternate Protocol Control Register .988 Table 7-237 Alternate Protocol Data Is Register .989 Table 7-237 Alternate Protocol Data Is Register .999 Table 7-240 Alternate Protocol Data Is Register .990 Table 7-240 Advanced Features Capability Header .991 Table 7-241 A Gapabilities Register .990 Table 7-242 Conventional PCI Advanced Features Control Register .992 Table 7-245 STE Capabilities Register .992 Table 7-245 STE Capability Register .993 Table 7-245 STE Capability Register .993 Table 7-247 STE Is Status Register .995 Table 7-248 STE Capability Register .995 Table 7-249 STE Is Capability Register .993 Table 7-249 STE Is Capability Register .998 Tabl	Table 7-231	NPEM Capability Register	983
Table 7-234 Alternate Protocol Extended Capability Header .987 Table 7-235 Alternate Protocol Capabilities Register .988 Table 7-237 Alternate Protocol Control Register .989 Table 7-238 Alternate Protocol Data 2 Register .999 Table 7-239 Alternate Protocol Selective Enable Mask Register .990 Table 7-240 Advanced Features Capability Header .991 Table 7-241 AF Capabilities Register .992 Table 7-242 Conventional PCI Advanced Features Control Register .992 Table 7-242 Sale Status Register .992 Table 7-245 SFI Capability Register .993 Table 7-245 SFI Capability Register .993 Table 7-245 SFI Control Register .995 Table 7-247 SFI Status Register .995 Table 7-248 SFI Control Register .995 Table 7-247 SFI Capability Register .995 Table 7-248 SFI Can Bata Register .997 Table 7-249 SFI Can Bata Register .998 Table 7-240	Table 7-232	NPEM Control Register	984
Table 7-235 Alternate Protocol Capabilities Register. 988 Table 7-236 Alternate Protocol Control Register. 989 Table 7-237 Alternate Protocol Data 1 Register. 989 Table 7-238 Alternate Protocol Data 1 Register. 990 Table 7-240 Alternate Protocol Selective Enable Mask Register. 990 Table 7-241 AF Capabilities Register Despite Protocol Selective Enable Mask Register. 991 Table 7-242 Are Capabilities Register. 992 Table 7-243 AF Capabilities Register. 992 Table 7-243 AF Status Register. 992 Table 7-245 SFI Capability Register. 994 Table 7-246 SFI Capability Register. 995 Table 7-247 SFI Cand Address Register. 995 Table 7-248 SFI CAM Data Register. 997 Table 7-249 SFI CAM Data Register. 997 Table 7-247 SFI CAM Data Register. 997 Table 8-1 Tx Preset Ratios and Corresponding Coefficient Values. 100 Table 8-1 Tx Preset Ratios and Corresponding Coefficient Values.	Table 7-233	NPEM Status Register	986
Table 7-235 Alternate Protocol Capabilities Register. 988 Table 7-236 Alternate Protocol Control Register. 989 Table 7-237 Alternate Protocol Data 1 Register. 989 Table 7-238 Alternate Protocol Data 1 Register. 990 Table 7-240 Alternate Protocol Selective Enable Mask Register. 990 Table 7-241 AF Capabilities Register Despite Protocol Selective Enable Mask Register. 991 Table 7-242 Are Capabilities Register. 992 Table 7-243 AF Capabilities Register. 992 Table 7-243 AF Status Register. 992 Table 7-245 SFI Capability Register. 994 Table 7-246 SFI Capability Register. 995 Table 7-247 SFI Cand Address Register. 995 Table 7-248 SFI CAM Data Register. 997 Table 7-249 SFI CAM Data Register. 997 Table 7-247 SFI CAM Data Register. 997 Table 8-1 Tx Preset Ratios and Corresponding Coefficient Values. 100 Table 8-1 Tx Preset Ratios and Corresponding Coefficient Values.	Table 7-234	Alternate Protocol Extended Capability Header	987
Table 7-236 Alternate Protocol Data 1 Register .989 Table 7-237 Alternate Protocol Data 1 Register .989 Table 7-239 Alternate Protocol Data 2 Register .990 Table 7-240 Alternate Protocol Selective Enable Mask Register .991 Table 7-241 AF Capabilities Register .991 Table 7-242 Conventional PCI Advanced Features Control Register .992 Table 7-242 Selective Enable Mask Register .993 Table 7-245 SFI Capability Register .993 Table 7-245 SFI Capability Register .995 Table 7-246 SFI Control Register .995 Table 7-247 SFI Status Register .995 Table 7-248 SFI Control Register .995 Table 7-249 SFI CAM Address Register .99 Table 7-249 SFI CAM Data Register .99 Table 7-240 SFI CAM Data Register .99 Table 7-250 Subsystem ID and Sybsystem Vendor ID Capability .99 Table 8-1 Table 8-1 Table 8-1 .10 Table 8-2 <	Table 7-235		
Table 7-237 Alternate Protocol Data 1 Register .989 Table 7-238 Alternate Protocol Data 2 Register .990 Table 7-240 Advanced Features Capability Header .991 Table 7-241 Advanced Features Capability Header .992 Table 7-242 Conventional PCI Advanced Features Control Register .992 Table 7-243 AF Status Register .993 Table 7-243 AF Status Register .993 Table 7-245 SFI Extended Capability Header .994 Table 7-246 SFI Control Register .995 Table 7-247 SFI Canbility Register .995 Table 7-248 SFI CAM Address Register .998 Table 7-248 SFI CAM Data Register .998 Table 7-249 SFI CAM Data Register .998 Table 7-250 Subsystem ID and Sybsystem Vendor ID Capability .999 Table 7-261 Type Rese Ratios and Corresponding Coefficient Values .100 Table 8-1 Type Rese Ratios and Corresponding Coefficient Values .101 Table 8-2 Table State A Register .998	Table 7-236	, e	
Table 7-239 Alternate Protocol Data 2 Register .990 Table 7-239 Alternate Protocol Selective Enable Mask Register .990 Table 7-240 Advanced Features Capability Header .991 Table 7-241 AF Capabilities Register .992 Table 7-242 AF Status Register .992 Table 7-243 AF Status Register .993 Table 7-244 SFI Capability Register .995 Table 7-245 SFI Control Register .995 Table 7-246 SFI Control Register .995 Table 7-247 SFI CAM Data Register .995 Table 7-248 SFI CAM Data Register .998 Table 7-250 Subsystem ID and Sybsystem Vendor ID Capability .999 Table 7-250 Subsystem ID and Sybsystem Vendor ID Capability .999 Table 8-1 Cases that the Reference Packages and ps21xr Parameter are Normative .1015 Table 8-2 Preset Measurement Cross Reference Table .1010 Table 8-3 Cases that the Reference Packages and ps21xr Parameter are Normative .1015 Table 8-4 Recommended De-embedding Cutoff Freque	Table 7-237	•	
Table 7-239 Alternate Protocol Selective Enable Mask Register. .990 Table 7-240 Advanced Features Capability Header. .991 Table 7-242 Ar Capabilities Register .992 Table 7-243 AF Status Register. .993 Table 7-243 SF Extended Capability Header. .993 Table 7-245 SFI Capability Register. .995 Table 7-246 SFI Control Register. .995 Table 7-247 SFI CAM Address Register. .995 Table 7-248 SFI CAM Address Register. .998 Table 7-250 SPI CAM Address Register. .998 Table 7-250 Subsystem ID and Sybsystem Vendor ID Capability .999 Table 8-1 Tx Preset Ratios and Corresponding Coefficient Values. .1007 Table 8-2 Tesset Measurement Cross Reference Table .1010 Table 8-3 Cases that the Reference Packages and ps21 Tx Parameter are Normative .1015 Table 8-4 Recommended De-embedding Cutoff Frequency .1018 Table 8-5 Data Rate Dependent Transmitter Parameters .1027 Table 8-6 Data Rate Independent	Table 7-238	•	
Table 7-2401 Advanced Features Capability Header. .991 Table 7-241 AF Capabilities Register. .992 Table 7-242 Conventional PCI Advanced Features Control Register .992 Table 7-243 AF Status Register. .993 Table 7-245 SFI Capability Register .994 Table 7-247 SFI Capability Register .995 Table 7-247 SFI Control Register .995 Table 7-248 SFI CAM Address Register .997 Table 7-249 SFI CAM Mada Register .998 Table 7-249 SFI CAM Data Register .998 Table 7-249 SFI CAM Made Register .998 Table 8-1 Table Recommended Decembed of Coefficient Values .1007 Table 8-2 Preset Ratios and Corresponding Coefficient Values .1010 Table 8-3 Cases that the Reference Packages and ps21 _{TX} Parameter are Normative .1015 Table 8-4 Recommended De-embedding Cutoff Frequency .1018 Table 8-5 Tx Measurement and Post Processing For Different Refclks .1019 Table 8-7 Data Rate Independent Transmitter Parameter	Table 7-239		
Table 7-241 AF Capabilities Register	Table 7-240		
Table 7-242 Conventional PCI Advanced Features Control Register .992 Table 7-243 AF Status Register .993 Table 7-245 SFI Capability Register .994 Table 7-245 SFI Capability Register .995 Table 7-247 SFI Control Register .995 Table 7-247 SFI CAM Address Register .997 Table 7-248 SFI CAM Address Register .998 Table 7-249 SFI CAM Bata Register .998 Table 8-1 XFI CAM Data Register .998 Table 8-1 Tx Preset Ratios and Corresponding Coefficient Values .1007 Table 8-2 Crest Measurement Cross Reference Table .1010 Table 8-3 Cases that the Reference Packages and post Type Arameter are Normative .1015 Table 8-4 Recommended De-embedding Cutoff Frequency .1018 Table 8-5 Tx Measurement and Post Processing For Different Refclks .1019 Table 8-6 Data Rate Dependent Transmitter Parameters .1027 Table 8-7 Data Rate Independent Tx Parameters .1033 Table 8-8-10 Calibration Channel It Limits <td>Table 7-241</td> <td>· · ·</td> <td></td>	Table 7-241	· · ·	
Table 7-243 AF Status Register .993 Table 7-244 SFI Extended Capability Header .994 Table 7-245 SFI Control Register .995 Table 7-246 SFI Control Register .997 Table 7-247 SFI Status Register .997 Table 7-249 SFI CAM Address Register .998 Table 7-250 SSFI CAM Data Register .998 Table 8-1 Tx Preset Ratios and Corresponding Coefficient Values .1007 Table 8-1 Tx Preset Measurement Cross Reference Table .1010 Table 8-3 Cases that the Reference Packages and ps21 _{TX} Parameter are Normative .1015 Table 8-4 Recommended De-embedding Cutoff Frequency .1018 Table 8-5 Tx Measurement and Post Processing For Different Refclks .1019 Table 8-6 Data Rate Independent Tx Parameters .1027 Table 8-7 Data Rate Independent Tx Parameters .1027 Table 8-9 Stressed Jitter Eye Parameters .1036 Table 8-10 Common Receiver Parameters .1036 Table 8-12 Package Model Capacitance Values .10	Table 7-242	·	
Table 7-244 SFI Extended Capability Header. 994 Table 7-245 SFI Capability Register 995 Table 7-247 SFI Status Register 995 Table 7-247 SFI Status Register 995 Table 7-247 SFI Status Register 998 Table 7-247 SFI Status Register 998 Table 7-248 SFI CAM Address Register 998 Table 7-250 SUbsystem ID and Sybsystem Vendor ID Capability 998 Table 7-250 Subsystem ID and Sybsystem Vendor ID Capability 999 Table 8-1 Tx Preset Ratios and Corresponding Coefficient Values 1007 Table 8-2 Treset Measurement Cross Reference Table 1010 Table 8-3 Cases that the Reference Packages and ps21 _{TX} Parameter are Normative 1015 Table 8-3 Cases that the Reference Packages and ps21 _{TX} Parameter are Normative 1015 Table 8-4 Recommended De-embedding Cutoff Frequency 1018 Table 8-5 Tx Measurement and Post Processing For Different Refclks 1019 Table 8-6 Data Rate Dependent Transmitter Parameters 1027 Table 8-7 Data Rate Independent Tx Parameters 1033 Table 8-8 Calibration Channel IL Limits 1036 Table 8-9 Stressed Jitter Eye Parameters 1033 Table 8-10 Common Receiver Parameters 1053 Table 8-11 Lane Margining Timing 1066 Table 8-12 Package Model Capacitance Values 1077 Table 8-13 Jitter/Voltage Parameters for Channel Tolerancing 1080 Table 8-14 Channel Tolerancing Eye Mask Values 1072 Table 8-16 REFCLK DC Specifications and AC Timing Requirements 1086 Table 8-19 Form Factor Common Clock Architecture Requirements 1095 Table 8-19 Form Factor Common Clock Architecture Details 1097 Table 8-20 Form Factor Common Clock Architecture Details 1097 Table 8-21 Form Factor Common Clock Architecture Details 1197 Table 8-22 Form Factor Common Clock Architecture Details 1197 Table 8-3 SR-IOV Extended Capability Header 1119 Table 9-3 SR-IOV Capabilities Register 1123 Table 9-4 SR-IOV Capabilities Register 1123 Table 9-5 SR-IOV Status 1130 Table 9-7 BAR Offsets 1135 Table 9-8 VF Migration State Entry 915	Table 7-243		
Table 7-245 SFI Capability Register. 995 Table 7-247 SFI Control Register 995 Table 7-248 SFI Control Register 997 Table 7-249 SFI CAM Address Register 998 Table 7-250 SFI CAM Data Register 998 Table 8-17-250 Subsystem ID and Sybsystem Vendor ID Capability 999 Table 8-2 Tx Preset Ratios and Corresponding Coefficient Values 1007 Table 8-3 Cases that the Reference Packages and ps21 _{TX} Parameter are Normative 1015 Table 8-3 Cases that the Reference Packages and ps21 _{TX} Parameter are Normative 1015 Table 8-5 Tx Measurement and Post Processing For Different RefcIks 1019 Table 8-5 Tx Measurement and Post Processing For Different RefcIks 1019 Table 8-6 Data Rate Independent Tx Parameters 1027 Table 8-7 Data Rate Independent Tx Parameters 1033 Table 8-8 Calibration Channel IL Limits 1036 Table 8-10 Common Receiver Parameters 1053 Table 8-11 Lane Margining Timing 106 Table 8-12 P	Table 7-244		
Table 7-246 SFI Control Register 995 Table 7-247 SFI Status Register 997 Table 7-248 SFI CAM Address Register 998 Table 7-249 SFI CAM Data Register 998 Table 7-250 Subsystem ID and Sybsystem Vendor ID Capability 999 Table 8-1 Tx Preset Ratios and Corresponding Coefficient Values 1007 Table 8-2 Preset Measurement Cross Reference Table 1010 Table 8-3 Cases that the Reference Packages and ps21 _{TX} Parameter are Normative 1015 Table 8-4 Recommended De-embedding Cutoff Frequency 1018 Table 8-5 Tx Measurement and Post Processing For Different Refclks 1019 Table 8-6 Data Rate Dependent Tx Parameters 1027 Table 8-7 Data Rate Independent Tx Parameters 1033 Table 8-8 Calibration Channel IL Limits 1033 Table 8-10 Common Receiver Parameters 1053 Table 8-11 Lane Margining Timing 1063 Table 8-12 Package Model Capacitance Values 1072 Table 8-13 Jitter/Voltage Parameters for Channel Toler	Table 7-245	·	
Table 7-247 SFI Status Register 997 Table 7-248 SFI CAM Address Register 998 Table 7-249 SFI CAM Data Register 998 Table 7-250 Subsystem ID and Sybsystem Vendor ID Capability 999 Table 8-250 Tx Preset Ratios and Corresponding Coefficient Values 1007 Table 8-2 Tx Preset Reasurement Cross Reference Table 1010 Table 8-3 Cases that the Reference Packages and ps21 _{TX} Parameter are Normative 1015 Table 8-4 Recommended De-embedding Cutoff Frequency 1018 Table 8-5 Tx Measurement and Post Processing For Different Refclks 1019 Table 8-5 Data Rate Dependent Transmitter Parameters 1027 Table 8-7 Data Rate Independent Tx Parameters 1033 Table 8-8 Calibration Channel IL Limits 1036 Table 8-9 Stressed Jitter Eye Parameters 1053 Table 8-10 Common Receiver Parameters 1053 Table 8-11 Lane Margining Timing 1066 Table 8-12 Package Model Capacitance Values 1072 Table 8-13 Sitter/Voltage Parame	Table 7-246	, , e	
Table 7-248 SFI CAM Address Register	Table 7-247	S .	
Table 7-249 SFI CAM Data Register 998 Table 7-250 Subsystem ID and Sybsystem Vendor ID Capability 999 Table 8-1 Tx Preset Ratios and Corresponding Coefficient Values 1007 Table 8-2 Preset Measurement Cross Reference Table 1010 Table 8-3 Cases that the Reference Packages and ps21 _{TX} Parameter are Normative 1015 Table 8-4 Recommended De-embedding Cutoff Frequency 1018 Table 8-5 Tx Measurement and Post Processing For Different Refclks 1019 Table 8-6 Data Rate Dependent Transmitter Parameters 1027 Table 8-7 Data Rate Independent Tx Parameters 1033 Table 8-8-7 Calibration Channel IL Limits 1036 Table 8-9 Stressed Jitter Eye Parameters 1053 Table 8-10 Common Receiver Parameters 1063 Table 8-10 Common Receiver Parameters 1063 Table 8-13 Jitter/Voltage Parameters for Channel Tolerancing 1080 Table 8-14 Channel Tolerancing Eye Mask Values 1083 Table 8-15 REFCLK DC Specifications and AC Timing Requirements 1085			
Table 7-250Subsystem ID and Sybsystem Vendor ID Capability999Table 8-1Tx Preset Ratios and Corresponding Coefficient Values1007Table 8-2Preset Measurement Cross Reference Table1010Table 8-3Cases that the Reference Packages and ps21 _{Tx} Parameter are Normative1015Table 8-4Recommended De-embedding Cutoff Frequency1018Table 8-5Tx Measurement and Post Processing For Different Refclks1019Table 8-6Data Rate Dependent Transmitter Parameters1027Table 8-7Data Rate Independent Tx Parameters1033Table 8-8Calibration Channel IL Limits1036Table 8-9Stressed Jitter Eye Parameters1053Table 8-10Common Receiver Parameters1063Table 8-11Lane Margining Timing1066Table 8-12Package Model Capacitance Values1072Table 8-13Jitter/Voltage Parameters for Channel Tolerancing1080Table 8-14Channel Tolerancing Eye Mask Values1083Table 8-15EIEOS Signaling Parameters1085Table 8-16REFCLK DC Specifications and AC Timing Requirements1086Table 8-17Data Rate Independent Refclk Parameters1095Table 8-18Jitter Limits for CC Architecture1095Table 8-19Form Factor Clocking Architecture Requirements1096Table 8-20Form Factor Common Clock Architecture Details1097Table 8-21Form Factor Common Clock Architecture Details Example1097Table 9-1VF Routing ID Algorith	Table 7-249	5	
Table 8-1 Tx Preset Ratios and Corresponding Coefficient Values	Table 7-250	<u> </u>	
Table 8-2 Preset Measurement Cross Reference Table 1010 Table 8-3 Cases that the Reference Packages and ps21 _{TX} Parameter are Normative 1015 Table 8-4 Recommended De-embedding Cutoff Frequency 1018 Table 8-5 Tx Measurement and Post Processing For Different Refclks 1019 Table 8-6 Data Rate Dependent Tx Parameters 1027 Table 8-7 Data Rate Independent Tx Parameters 1033 Table 8-8-8 Calibration Channel IL Limits 1033 Table 8-9-8 Stressed Jitter Eye Parameters 1053 Table 8-10 Common Receiver Parameters 1063 Table 8-11 Lane Margining Timing 1066 Table 8-12 Package Model Capacitance Values 1072 Table 8-13 Jitter/Voltage Parameters for Channel Tolerancing 1080 Table 8-13 Jitter/Voltage Parameters for Channel Tolerancing 1080 Table 8-15 EIEOS Signaling Parameters 1083 Table 8-15 EIEOS Signaling Parameters 1083 Table 8-16 REFCLK DC Specifications and AC Timing Requirements 1089 Table 8-17	Table 8-1		
Table 8-3Cases that the Reference Packages and ps21TX Parameter are Normative1015Table 8-4Recommended De-embedding Cutoff Frequency1018Table 8-5TX Measurement and Post Processing For Different Refclks1019Table 8-6Data Rate Dependent Transmitter Parameters1027Table 8-7Data Rate Independent TX Parameters1033Table 8-8Calibration Channel IL Limits1036Table 8-9Stressed Jitter Eye Parameters1053Table 8-10Common Receiver Parameters1063Table 8-11Lane Margining Timing1066Table 8-12Package Model Capacitance Values1072Table 8-13Jitter/Voltage Parameters for Channel Tolerancing1080Table 8-14Channel Tolerancing Eye Mask Values1083Table 8-15EIEOS Signaling Parameters1085Table 8-16REFCLK DC Specifications and AC Timing Requirements1086Table 8-17Data Rate Independent Refclk Parameters1086Table 8-18Jitter Limits for CC Architecture1095Table 8-19Form Factor Clocking Architecture Requirements1097Table 8-20Form Factor Common Clock Architecture Details1097Table 8-21Form Factor Common Clock Architecture Details1097Table 8-22Form Factor Common Clock Architecture Details Example1097Table 9-1VF Routing ID Algorithm1114Table 9-2SR-IOV Extended Capability Header1123Table 9-5SR-IOV Control Register1123Table 9-6	Table 8-2	· · · ·	
Table 8-4Recommended De-embedding Cutoff Frequency1018Table 8-5Tx Measurement and Post Processing For Different Refclks1019Table 8-6Data Rate Dependent Transmitter Parameters1027Table 8-7Data Rate Independent Tx Parameters1033Table 8-8Calibration Channel IL Limits1036Table 8-9Stressed Jitter Eye Parameters1053Table 8-10Common Receiver Parameters1063Table 8-11Lane Margining Timing1066Table 8-12Package Model Capacitance Values1072Table 8-13Jitter/Voltage Parameters for Channel Tolerancing1080Table 8-14Channel Tolerancing Eye Mask Values1083Table 8-15EIEOS Signaling Parameters1083Table 8-16REFCLK DC Specifications and AC Timing Requirements1086Table 8-17Data Rate Independent Refclk Parameters1095Table 8-18Jitter Limits for CC Architecture1095Table 8-19Form Factor Clocking Architecture Requirements1096Table 8-20Form Factor Common Clock Architecture Details1097Table 8-21Form Factor Common Clock Architecture Details Example1097Table 9-1VF Routing ID Algorithm1114Table 9-3SR-IOV Extended Capability Header1123Table 9-4SR-IOV Status Register1123Table 9-5SR-IOV Control Register1123Table 9-6SR-IOV Control Register1136Table 9-7BAR Offsets1135Table 9-9	Table 8-3		
Table 8-5Tx Measurement and Post Processing For Different Refclks1019Table 8-6Data Rate Dependent Transmitter Parameters1027Table 8-7Data Rate Independent Tx Parameters1033Table 8-8Calibration Channel IL Limits1036Table 8-9Stressed Jitter Eye Parameters1053Table 8-10Common Receiver Parameters1063Table 8-11Lane Margining Timing1066Table 8-12Package Model Capacitance Values1072Table 8-13Jitter/Voltage Parameters for Channel Tolerancing1080Table 8-14Channel Tolerancing Eye Mask Values1083Table 8-15EIEOS Signaling Parameters1085Table 8-16REFCLK DC Specifications and AC Timing Requirements1086Table 8-17Data Rate Independent Refclk Parameters1089Table 8-18Jitter Limits for CC Architecture1095Table 8-19Form Factor Clocking Architecture Requirements1096Table 8-20Form Factor Common Clock Architecture Details1097Table 8-21Form Factor Common Clock Architecture Details1097Table 9-1VF Routing ID Algorithm1114Table 9-2SR-IOV VF Migration State Table1119Table 9-3SR-IOV Extended Capability Header1123Table 9-4SR-IOV Control Register1123Table 9-5SR-IOV Control Register1126Table 9-7BAR Offsets1136Table 9-8VF Migration State Array Offset1136Table 9-9VF Migrat			
Table 8-6Data Rate Dependent Transmitter Parameters1027Table 8-7Data Rate Independent Tx Parameters1033Table 8-8Calibration Channel IL Limits1036Table 8-9Stressed Jitter Eye Parameters1053Table 8-10Common Receiver Parameters1063Table 8-11Lane Margining Timing1066Table 8-12Package Model Capacitance Values1072Table 8-13Jitter/Voltage Parameters for Channel Tolerancing1080Table 8-14Channel Tolerancing Eye Mask Values1083Table 8-15EIEOS Signaling Parameters1085Table 8-16REFCLK DC Specifications and AC Timing Requirements1086Table 8-17Data Rate Independent Refclk Parameters1086Table 8-18Jitter Limits for CC Architecture1095Table 8-19Form Factor Clocking Architecture Requirements1096Table 8-20Form Factor Common Clock Architecture Details1097Table 8-21Form Factor Common Clock Architecture Details Example1097Table 8-22Form Factor Common Clock Architecture Details Example1097Table 9-1VF Routing ID Algorithm1114Table 9-2SR-IOV VF Migration State Table1119Table 9-3SR-IOV Capabilities Register1123Table 9-6SR-IOV Control Register1123Table 9-7BAR Offsets1136Table 9-7BAR Offsets1135Table 9-9VF Migration State Array Offset1136Table 9-9VF Migration State E			
Table 8-7 Data Rate Independent Tx Parameters 1033 Table 8-8 Calibration Channel IL Limits 1036 Table 8-9 Stressed Jitter Eye Parameters 1053 Table 8-10 Common Receiver Parameters 1063 Table 8-11 Lane Margining Timing 1066 Table 8-12 Package Model Capacitance Values 1072 Table 8-13 Jitter/Voltage Parameters for Channel Tolerancing 1080 Table 8-14 Channel Tolerancing Eye Mask Values 1083 Table 8-15 EIEOS Signaling Parameters 1085 Table 8-16 REFCLK DC Specifications and AC Timing Requirements 1085 Table 8-17 Data Rate Independent Refclk Parameters 1089 Table 8-18 Jitter Limits for CC Architecture 1095 Table 8-19 Form Factor Clocking Architecture Requirements 1096 Table 8-19 Form Factor Common Clock Architecture Details 1097 Table 8-20 Form Factor Common Clock Architecture Equirements Example 1097 Table 8-21 Form Factor Common Clock Architecture Details Example 1097 Table 9-2		<u> </u>	
Table 8-8 Calibration Channel IL Limits 1036 Table 8-9 Stressed Jitter Eye Parameters 1053 Table 8-10 Common Receiver Parameters 1063 Table 8-11 Lane Margining Timing 1066 Table 8-12 Package Model Capacitance Values 1072 Table 8-13 Jitter/Voltage Parameters for Channel Tolerancing 1080 Table 8-13 Jitter/Voltage Parameters for Channel Tolerancing 1080 Table 8-14 Channel Tolerancing Eye Mask Values 1083 Table 8-15 EIEOS Signaling Parameters 1085 Table 8-16 REFCLK DC Specifications and AC Timing Requirements 1086 Table 8-17 Data Rate Independent Refclk Parameters 1089 Table 8-18 Jitter Limits for CC Architecture 1095 Table 8-19 Form Factor Clocking Architecture Requirements 1095 Table 8-19 Form Factor Clocking Architecture Details 1097 Table 8-20 Form Factor Common Clock Architecture Details Example 1097 Table 8-21 Form Factor Common Clock Architecture Details Example 1097 Table 9-1 VF Routing ID Algorithm 1114 Table		·	
Table 8-9 Stressed Jitter Eye Parameters 1053 Table 8-10 Common Receiver Parameters 1063 Table 8-11 Lane Margining Timing 1066 Table 8-12 Package Model Capacitance Values 1072 Table 8-13 Jitter/Voltage Parameters for Channel Tolerancing 1080 Table 8-14 Channel Tolerancing Eye Mask Values 1083 Table 8-15 EIEOS Signaling Parameters 1085 Table 8-16 REFCLK DC Specifications and AC Timing Requirements 1086 Table 8-17 Data Rate Independent Refclk Parameters 1089 Table 8-18 Jitter Limits for CC Architecture 1095 Table 8-19 Form Factor Clocking Architecture Requirements 1096 Table 8-20 Form Factor Common Clock Architecture Details 1097 Table 8-21 Form Factor Common Clock Architecture Details Example 1097 Table 8-22 Form Factor Common State Table 1114 Table 9-3 SR-IOV VF Migration State Table 1112 Table 9-4 SR-IOV Capabilities Register 1123 Table 9-5 SR-IOV Control Register 1126 Table 9-6 SR-IOV Status		·	
Table 8-10Common Receiver Parameters1063Table 8-11Lane Margining Timing1066Table 8-12Package Model Capacitance Values1072Table 8-13Jitter/Voltage Parameters for Channel Tolerancing1080Table 8-14Channel Tolerancing Eye Mask Values1083Table 8-15EIEOS Signaling Parameters1085Table 8-16REFCLK DC Specifications and AC Timing Requirements1086Table 8-17Data Rate Independent Refclk Parameters1089Table 8-18Jitter Limits for CC Architecture1095Table 8-19Form Factor Clocking Architecture Requirements1096Table 8-20Form Factor Common Clock Architecture Details1097Table 8-21Form Factor Common Clock Architecture Requirements Example1097Table 8-22Form Factor Common Clock Architecture Details Example1097Table 9-1VF Routing ID Algorithm1114Table 9-2SR-IOV VF Migration State Table1119Table 9-3SR-IOV Capabilities Register1123Table 9-5SR-IOV Control Register1123Table 9-6SR-IOV Status1130Table 9-7BAR Offsets1135Table 9-8VF Migration State Array Offset1136Table 9-9VF Migration State Entry1137			
Table 8-11Lane Margining Timing1066Table 8-12Package Model Capacitance Values1072Table 8-13Jitter/Voltage Parameters for Channel Tolerancing1080Table 8-14Channel Tolerancing Eye Mask Values1083Table 8-15EIEOS Signaling Parameters1085Table 8-16REFCLK DC Specifications and AC Timing Requirements1086Table 8-17Data Rate Independent Refclk Parameters1089Table 8-18Jitter Limits for CC Architecture1095Table 8-19Form Factor Clocking Architecture Requirements1096Table 8-20Form Factor Common Clock Architecture Details1097Table 8-21Form Factor Common Clock Architecture Requirements Example1097Table 8-22Form Factor Common Clock Architecture Details Example1097Table 9-1VF Routing ID Algorithm1114Table 9-2SR-IOV VF Migration State Table1119Table 9-3SR-IOV Extended Capability Header1123Table 9-5SR-IOV Control Register1123Table 9-6SR-IOV Status1130Table 9-7BAR Offsets1135Table 9-8VF Migration State Array Offset1136Table 9-9VF Migration State Entry1137		· · · · · · · · · · · · · · · · · · ·	
Table 8-12Package Model Capacitance Values1072Table 8-13Jitter/Voltage Parameters for Channel Tolerancing1080Table 8-14Channel Tolerancing Eye Mask Values1083Table 8-15EIEOS Signaling Parameters1085Table 8-16REFCLK DC Specifications and AC Timing Requirements1086Table 8-17Data Rate Independent Refclk Parameters1089Table 8-18Jitter Limits for CC Architecture1095Table 8-19Form Factor Clocking Architecture Requirements1096Table 8-20Form Factor Common Clock Architecture Details1097Table 8-21Form Factor Common Clock Architecture Details Example1097Table 8-22Form Factor Common Clock Architecture Details Example1097Table 9-1VF Routing ID Algorithm1114Table 9-2SR-IOV VF Migration State Table1119Table 9-3SR-IOV Extended Capability Header1112Table 9-5SR-IOV Control Register1123Table 9-6SR-IOV Status1130Table 9-7BAR Offsets1135Table 9-8VF Migration State Array Offset1136Table 9-9VF Migration State Entry1137	Table 8-11		
Table 8-13Jitter/Voltage Parameters for Channel Tolerancing.1080Table 8-14Channel Tolerancing Eye Mask Values.1083Table 8-15EIEOS Signaling Parameters.1085Table 8-16REFCLK DC Specifications and AC Timing Requirements.1086Table 8-17Data Rate Independent Refclk Parameters.1089Table 8-18Jitter Limits for CC Architecture.1095Table 8-19Form Factor Clocking Architecture Requirements.1096Table 8-20Form Factor Common Clock Architecture Details.1097Table 8-21Form Factor Common Clock Architecture Details Example.1097Table 8-22Form Factor Common Clock Architecture Details Example.1097Table 9-1VF Routing ID Algorithm.1114Table 9-2SR-IOV VF Migration State Table.1119Table 9-3SR-IOV Extended Capability Header.1123Table 9-5SR-IOV Control Register.1123Table 9-6SR-IOV Status.1130Table 9-7BAR Offsets.1135Table 9-8VF Migration State Array Offset1136Table 9-9VF Migration State Entry.1137	Table 8-12		
Table 8-14Channel Tolerancing Eye Mask Values1083Table 8-15EIEOS Signaling Parameters1085Table 8-16REFCLK DC Specifications and AC Timing Requirements1086Table 8-17Data Rate Independent Refclk Parameters1089Table 8-18Jitter Limits for CC Architecture1095Table 8-19Form Factor Clocking Architecture Requirements1096Table 8-20Form Factor Common Clock Architecture Details1097Table 8-21Form Factor Clocking Architecture Requirements Example1097Table 8-22Form Factor Common Clock Architecture Details Example1097Table 9-1VF Routing ID Algorithm1114Table 9-2SR-IOV VF Migration State Table1119Table 9-3SR-IOV Extended Capability Header1123Table 9-4SR-IOV Capabilities Register1123Table 9-5SR-IOV Control Register1126Table 9-6SR-IOV Status1130Table 9-7BAR Offsets1135Table 9-8VF Migration State Array Offset1136Table 9-9VF Migration State Entry1137		· ·	
Table 8-15EIEOS Signaling Parameters	Table 8-14		
Table 8-16REFCLK DC Specifications and AC Timing Requirements1086Table 8-17Data Rate Independent Refclk Parameters1089Table 8-18Jitter Limits for CC Architecture1095Table 8-19Form Factor Clocking Architecture Requirements1096Table 8-20Form Factor Common Clock Architecture Details1097Table 8-21Form Factor Clocking Architecture Requirements Example1097Table 8-22Form Factor Common Clock Architecture Details Example1097Table 9-1VF Routing ID Algorithm1114Table 9-2SR-IOV VF Migration State Table1119Table 9-3SR-IOV Extended Capability Header1123Table 9-4SR-IOV Capabilities Register1123Table 9-5SR-IOV Status1130Table 9-6SR-IOV Status1130Table 9-7BAR Offsets1135Table 9-8VF Migration State Array Offset1136Table 9-9VF Migration State Entry1137	Table 8-15		
Table 8-17Data Rate Independent Refclk Parameters1089Table 8-18Jitter Limits for CC Architecture1095Table 8-19Form Factor Clocking Architecture Requirements1096Table 8-20Form Factor Common Clock Architecture Details1097Table 8-21Form Factor Clocking Architecture Requirements Example1097Table 8-22Form Factor Common Clock Architecture Details Example1097Table 9-1VF Routing ID Algorithm1114Table 9-2SR-IOV VF Migration State Table1119Table 9-3SR-IOV Extended Capability Header1123Table 9-4SR-IOV Capabilities Register1123Table 9-5SR-IOV Control Register1126Table 9-6SR-IOV Status1130Table 9-7BAR Offsets1135Table 9-8VF Migration State Array Offset1136Table 9-9VF Migration State Entry1137			
Table 8-18Jitter Limits for CC Architecture1095Table 8-19Form Factor Clocking Architecture Requirements1096Table 8-20Form Factor Common Clock Architecture Details1097Table 8-21Form Factor Clocking Architecture Requirements Example1097Table 8-22Form Factor Common Clock Architecture Details Example1097Table 9-1VF Routing ID Algorithm1114Table 9-2SR-IOV VF Migration State Table1119Table 9-3SR-IOV Extended Capability Header1123Table 9-4SR-IOV Capabilities Register1123Table 9-5SR-IOV Control Register1126Table 9-6SR-IOV Status1130Table 9-7BAR Offsets1135Table 9-8VF Migration State Array Offset1136Table 9-9VF Migration State Entry1137	Table 8-17	_ · · · · · · · · · · · · · · · · · · ·	
Table 8-19Form Factor Clocking Architecture Requirements1096Table 8-20Form Factor Common Clock Architecture Details1097Table 8-21Form Factor Clocking Architecture Requirements Example1097Table 8-22Form Factor Common Clock Architecture Details Example1097Table 9-1VF Routing ID Algorithm1114Table 9-2SR-IOV VF Migration State Table1119Table 9-3SR-IOV Extended Capability Header1123Table 9-4SR-IOV Control Register1123Table 9-5SR-IOV Status1130Table 9-6SR-IOV Status1130Table 9-7BAR Offsets1135Table 9-8VF Migration State Array Offset1136Table 9-9VF Migration State Entry1137			
Table 8-20Form Factor Common Clock Architecture Details1097Table 8-21Form Factor Clocking Architecture Requirements Example1097Table 8-22Form Factor Common Clock Architecture Details Example1097Table 9-1VF Routing ID Algorithm1114Table 9-2SR-IOV F Migration State Table1119Table 9-3SR-IOV Extended Capability Header1123Table 9-4SR-IOV Capabilities Register1123Table 9-5SR-IOV Control Register1126Table 9-6SR-IOV Status1130Table 9-7BAR Offsets1135Table 9-8VF Migration State Array Offset1136Table 9-9VF Migration State Entry1137	Table 8-19		
Table 8-21Form Factor Clocking Architecture Requirements Example1097Table 8-22Form Factor Common Clock Architecture Details Example1097Table 9-1VF Routing ID Algorithm1114Table 9-2SR-IOV VF Migration State Table1119Table 9-3SR-IOV Extended Capability Header1123Table 9-4SR-IOV Capabilities Register1123Table 9-5SR-IOV Control Register1126Table 9-6SR-IOV Status1130Table 9-7BAR Offsets1135Table 9-8VF Migration State Array Offset1136Table 9-9VF Migration State Entry1137	Table 8-20		
Table 8-22Form Factor Common Clock Architecture Details Example1097Table 9-1VF Routing ID Algorithm1114Table 9-2SR-IOV VF Migration State Table1119Table 9-3SR-IOV Extended Capability Header1123Table 9-4SR-IOV Capabilities Register1123Table 9-5SR-IOV Control Register1126Table 9-6SR-IOV Status1130Table 9-7BAR Offsets1135Table 9-8VF Migration State Array Offset1136Table 9-9VF Migration State Entry1137			
Table 9-1VF Routing ID Algorithm1114Table 9-2SR-IOV VF Migration State Table1119Table 9-3SR-IOV Extended Capability Header1123Table 9-4SR-IOV Capabilities Register1123Table 9-5SR-IOV Control Register1126Table 9-6SR-IOV Status1130Table 9-7BAR Offsets1135Table 9-8VF Migration State Array Offset1136Table 9-9VF Migration State Entry1137	Table 8-22	· · · · · · · · · · · · · · · · · · ·	
Table 9-2SR-IOV VF Migration State Table1119Table 9-3SR-IOV Extended Capability Header1123Table 9-4SR-IOV Capabilities Register1123Table 9-5SR-IOV Control Register1126Table 9-6SR-IOV Status1130Table 9-7BAR Offsets1135Table 9-8VF Migration State Array Offset1136Table 9-9VF Migration State Entry1137	Table 9-1	·	
Table 9-3SR-IOV Extended Capability Header1123Table 9-4SR-IOV Capabilities Register1123Table 9-5SR-IOV Control Register1126Table 9-6SR-IOV Status1130Table 9-7BAR Offsets1135Table 9-8VF Migration State Array Offset1136Table 9-9VF Migration State Entry1137	Table 9-2		
Table 9-4 SR-IOV Capabilities Register 1123 Table 9-5 SR-IOV Control Register 1126 Table 9-6 SR-IOV Status 1130 Table 9-7 BAR Offsets 1135 Table 9-8 VF Migration State Array Offset 1136 Table 9-9 VF Migration State Entry 1137		-	
Table 9-5 SR-IOV Control Register 1126 Table 9-6 SR-IOV Status 1130 Table 9-7 BAR Offsets 1135 Table 9-8 VF Migration State Array Offset 1136 Table 9-9 VF Migration State Entry 1137	Table 9-4		
Table 9-6 SR-IOV Status 1130 Table 9-7 BAR Offsets 1135 Table 9-8 VF Migration State Array Offset 1136 Table 9-9 VF Migration State Entry 1137			
Table 9-7BAR Offsets1135Table 9-8VF Migration State Array Offset1136Table 9-9VF Migration State Entry1137		<u> </u>	
Table 9-8 VF Migration State Array Offset			
Table 9-9 VF Migration State Entry			
,		·	
		•	

Table 9-11	SR-PCIM Initiated VF Migration State Transitions	1137
Table 9-12	MR-PCIM Initiated VF Migration State Transitions	1138
Table 9-13	Command Register Changes	1140
Table 9-14	Status Register Changes	1140
Table 9-15	Device Capabilities Register Changes	1143
Table 9-16	Device Control Register Changes	1143
Table 9-17	Device Status Register Changes	1144
Table 9-18	Link Control Register Changes	1145
Table 9-19	Device Capabilities 2 Register Changes	1145
Table 9-20	Device Control 2 Register Changes	1146
Table 9-21	Link Status 2 Register Changes	1147
Table 9-22	SR-IOV Usage of PCI Standard Capabilities	1147
Table 9-23	SR-IOV Usage of PCI Express Extended Capabilities	1149
Table 9-24	VF Resizable BAR Extended Capability Header	1153
Table 9-25	VF Resizable BAR Control Register	1154
Table 9-26	ACS Capability Register Changes	1155
Table 9-27	ARI Capability Register Changes	
Table 9-28	ATS Capability Register	1157
Table 9-29	ATS Control Register Changes	1157
Table 9-30	Multicast Capability Register Changes	
Table 9-31	Multicast Control Register Changes	
Table 9-32	Multicast Base Address Register Changes	
Table 9-33	Uncorrectable Error Status Register Changes	
Table 9-34	Uncorrectable Error Mask Register Changes	
Table 9-35	Uncorrectable Error Severity Register Changes	
Table 9-36	Correctable Error Status Register Changes	
Table 9-37	Correctable Error Mask Register Changes	
Table 9-38	Advanced Error Capabilities and Control Register Changes	
Table 9-39	Header Log Register changes	
Table 9-40	MSI Capability: Message Control	
Table 9-41	SR-IOV Power Management Control/Status (PMCSR)	
Table 9-42	SR-IOV Power Management Data Register	
Table 10-1	Address Type (AT) Field Encodings	1179
Table 10-2	Translation Completion with No Data Status Codes	
Table 10-3	Translation Completion Data Fields	
Table 10-4	Examples of Translation Size Using S Field	
Table 10-5	Page Request Message Data Fields	
Table 10-6	PRG Response Message Data Fields	
Table 10-7	Response Codes	
Table 10-8	ATS Extended Capability Header	
Table 10-9	ATS Capability Register (Offset 04h)	
Table 10-10	ATS Control Register	
Table 10-11	Page Request Extended Capability Header	
Table 10-12	Page Request Control Register	
Table 10-13	Page Request Status Register	
Table A-1	Isochronous Bandwidth Ranges and Granularities	
Table B-1	8b/10b Data Symbol Codes	
Table B-2	8b/10b Special Character Symbol Codes	
Table F-1	Message Code Usage	
Table F-2	PCI-SIG-Defined VDM Subtype Usage	
Table G-1	PCI Express Attribute Impact on Protocol Multiplexing	
Table G-2	PMUX Attribute Impact on PCI Express	
-	,	

Table G-3	PMUX Packet Layout (8b/10b Encoding)	1259
Table G-4	PMUX Packet Layout (128b/130b Encoding)	1261
Table G-5	Symbol 1 Bits [6:3]	1262
Table G-6	PMUX Extended Capability Header	1265
Table G-7	PMUX Capability Register	1266
Table G-8	PMUX Control Register	1267
Table G-9	PMUX Status Register	
Table G-10	PMUX Protocol Array Entry	
Table H-1	Maximum UpdateFC Transmission Latency Guidelines for 2.5 GT/s Mode Operation by Link Widt Payload (Symbol Times)	
Table H-2	Maximum UpdateFC Transmission Latency Guidelines for 5.0 GT/s Mode Operation by Link Widt Payload (Symbol Times)	
Table H-3	Maximum UpdateFC Transmission Latency Guidelines for 8.0 GT/s Operation by Link Width and Payload (Symbol Times)	
Table H-4	Maximum Ack Latency Limit and AckFactor for 2.5 GT/s (Symbol Times)	
Table H-5	Maximum Ack Transmission Latency Limit and AckFactor for 5.0 GT/s (Symbol Times)	1275
Table H-6	Maximum Ack Transmission Latency Limit and AckFactor for 8.0 GT/s (Symbol Times)	1275

Status of This Document

This is the published version of the PCI Express Base 5.0 Specification.

- The NCB-PCI_Express_Base_5.0r1.0.pdf is normative (i.e., the official specification). It contains no changebars.
- The CB-PCI_Express_Base_5.0r1.0.pdf is informative. It contains changebars relative to the PCI Express Base 4.0 Specification.
- The CB9-PCI_Express_Base_5.0r1.0.pdf is informative. It contains changebars relative to the PCI Express Base 5.0 Specification Version 0.9.

A new document processing system is being used for this document. The *PCI Express Base 4.0 Specification* was converted to the new format to serve as a baseline for further work.

NOTE

High Performance Systems may run out of tags

At 32.0 GT/s, systems with high end-to-end latency, even with 10-bit tags, a single Function may not be able to have enough outstanding requests to obtain full performance.

Changes to support more outstanding requests need to interoperate with legacy components, regardless of Link Speed of that component. An ECN against the *PCI Express Base 4.0 Specification* is being considered to define optional behavior to address this issue.

NOTE

Background on the new Document Process

The new PCISIG document system is a variant of the w3c Respec tool (see https://github.com/w3c/respec/wiki). Respec is a widely used tool written to support the World Wide Web specifications. The PCISIG variant is https://github.com/sglaser/respec. Both Respec and the PCISIG variant are open source (MIT License) Javascript libraries. They operate in the author's browser and provide a rapid edit / review cycle without requiring any special tools be installed.

Respec is built on top of HTML5, the document format for the World Wide Web http://www.w3.org/TR/html5/. HTML is a text-based document format that allows us to deploy tools commonly used for software development (git, continuous integration, build scripts, etc.) to better manage and control the spec development process.

PCISIG enhancements to Respec support document formatting closer to existing PCISIG practice as well as automatic creation of register figures (eliminating about half of the manually drawn figures).

Revision History

Revision	Revision History	Date
1.0	Initial release.	07/22/2002
1.0a	Incorporated Errata C1-C66 and E1-E4.17.	04/15/2003
1.1	Incorporated approved Errata and ECNs.	03/28/2005
2.0	Added 5.0 GT/s data rate and incorporated approved Errata and ECNs.	12/20/2006
2.1	Incorporated Errata for the PCI Express Base Specification, Rev. 2.0 (February 27, 2009), and added the following ECNs: Internal Error Reporting ECN (April 24, 2008) Multicast ECN (December 14, 2007, approved by PWG May 8, 2008) Atomic Operations ECN (January 15, 2008, approved by PWG April 17, 2008) Resizable BAR Capability ECN (January 22, 2008, updated and approved by PWG April 24, 2008) Dynamic Power Allocation ECN (May 24, 2008) ID-Based Ordering ECN (January 16, 2008, updated 29 May 2008) Latency Tolerance Reporting ECN (22 January 2008, updated 14 August 2008) Alternative Routing-ID Interpretation (ARI) ECN (August 7, 2006, last updated June 4, 2007) Extended Tag Enable Default ECN (September 5, 2008) TLP Processing Hints ECN (September 11, 2008)	03/04/2009
3.0	 Added 8.0 GT/s data rate, latest approved Errata, and the following ECNs: Optimized Buffer Flush/Fill ECN (8 February 2008, updated 30 April 2009) ASPM Optionality ECN (June 19, 2009, approved by the PWG August 20, 2009) Incorporated End-End TLP Changes for RCs ECN (26 May 2010) and Protocol Multiplexing ECN (17 June 2010) 	11/10/2010
3.1	Incorporated feedback from Member Review Incorporated Errata for the PCI Express® Base Specification Revision 3.0 Incorporated M-PCIe Errata (3p1_active_errata_list_mpcie_28Aug2014.doc and 3p1_active_errata_list_mpcie_part2_11Sept2014.doc) Incorporated the following ECNs: • ECN: Downstream Port containment (DPC) • ECN: Separate Refclk Independent SSC (SRIS) Architecture • ECN: Process Address Space ID (PASID) • ECN: Lightweight Notification (LN) Protocol	10/8/2014

Revision	Revision History	Date
	ECN: Precision Time Measurement	
	ECN: Enhanced DPC (eDPC)	
	ECN: 8.0 GT/s Receiver Impedance	
	ECN: L1 PM Substates with CLKREQ	
	ECN: Change Root Complex Event Collector Class Code	
	ECN: M-PCle	
	ECN: Readiness Notifications (RN)	
	ECN: Separate Refclk Independent SSC Architecture (SRIS) JTOL and SSC Profile Requirements	
	Minor update:	
3.1a	Corrected: Equation 4.3.9 in Section 4.3.8.5., Separate Refclk With Independent SSC (SRIS) Architecture. Added missing square (exponent=2) in the definition of B.	12/5/201
	$B = 2.2 \times 10^{12} \times (2.\pi)^2$ where $^{+}$ exponent.	
	Version 0.3: Based on PCI Express® Base Specification Revision 3.1 (October 8, 2014) with some editorial feedback received in December 2013.	
	Added Chapter 9 , Electrical Sub-block: Added Chapter 9 (Rev0.3-11-30-13_final.docx)	
	Changes related to Revision 0.3 release	
	 Incorporated PCIe-relevant material from PCI Bus Power Management Interface Specification (Revision 1.2, dated March 3, 2004). This initial integration of the material will be updated as necessary and will supercede the standalone Power Management Interface specification. 	
	Version 0.5 (12/22/14, minor revisions on 1/26/15, minor corrections 2/6/15)	2/6/201
	Added front matter with notes on expected discussions and changes.	
	Added ECN:Retimer (dated October 6, 2014)	
	Corrected Chapter 4 title to, "Physical Layer Logical Block".	
	Added Encoding subteam feedback on <u>Chapter 4</u>	
4.0	Added Electrical work group changes from PCIe Electrical Specification Rev 0.5 RC1 into Chapter 9	
	Version 0.7: Based on PCI Express® Base Specification Version 4.0 Revision 0.5 (11/23/2015)	
	Added ECN_DVSEC-2015-08-04	
	Applied ECN PASID-ATS dated 2011-03-31	
	Applied PCIE Base Spec Errata: PCIe_Base_r3 1_Errata_2015-09-18 except:	
	° B216; RCIE	11/24/20
	B256; grammar is not clear	_,, _0.
	 Changes to Chapter 7. Software Initialization and Configuration per PCIe_4.0_regs_0-3F_gord_7.docx 	
	 Added Chapter SR-IOV Spec Rev 1.2 (Rev 1.1 dated September 8, 2009 plus: SR-IOV_11_errata_table.doc 	

n	Revision History	Date
	• DVSEC	
	 3.1 Base Spec errata 	
	Added Chapter ATS Spec Rev 1.2 (Rev 1.1 dated January 26, 2009 plus:	
	° ECN-PASID-ATS	
	3.1 Base Spec errata	
	2/18/2016 Changes from the Protocol Working Group	
	Applied changes from the following documents:	
	 FC Init/Revision scaled-flow-control-pcie-base40-2016-01-07.pdf (Steve.G) 	
	 Register updates for integrated legacy specs PCIe_4.0_regs_0-3F_gord_8.docx (GordC) 	2/18/16
	 Tag Scaling PCIe 4_0 Tag Field scaling 2015-11-23 clean.docx (JoeC) 	
	 MSI/MSI-X PCIe 4_0 MSI & MSI-X 2015-12-18 clean.docx (JoeC); register diagrams TBD on next draft. 	
	 REPLAY_TIMER/Ack/FC Limits Ack_FC_Replay_Timers_ver8 (PeterJ) 	
	Chapter 10. SR-IOV related changes:	
	 Incorporated "SR-IOV and Sharing Specification" Revision 1.1 dated January 20, 2010 (sr-iov1_1_20Jan10.pdf) as Chapter 10, with changes from the following documents 	
	 Errata for the PCI Express® Base Specification Revision 3.1, Single Root I/O Virtualization and Sharing Revision 1.1, Address Translation and Sharing Revision 1.1, and M.2 Specification Revision 1.0: PCIe_Base_r3 1_Errata_2015-09-18_clean.pdf 	4/26/16 [snapshot]
	ECNIntegrated_Endpoints_and_IOV_updates19 Nov 2015_Final.pdf	
	 Changes marked "editorial" only in marked PDF: sr-iov1_1_20Jan10-steve-manning-comments.pdf 	
	Chapter 9. Electrical Sub-Block related changes:	
	Source: WG approved word document from Dan Froelich (FileName: Electrical-PCI_Express_Base_4.0r0.7_April_7_wg_approved_redo_for_figure_corruption.docx.)	5/23/ 16[snapshot
	Version 0.7 continued	
	Chapter 4. PHY Logical Changes based on:	
	Chapter4-PCI_Express_Base_4 0r0 7_May3_2016_draft.docx	
	Chapter 7 PHY Logical Changes based on:	
	PCI_Express_Base_4 0r0 7_Phy-Logical_Ch7_Delta_28_Apr_2016.docx	
-	Changes incorporated into the August 2016 4.0 r0.7 Draft PDF	
	Changes incorporated into the August 2010 4.0 To. 7 Draft PDF	8/30/16

on	Revision History	Date
	PWG Feedback on 4.0 r0.7 Feb-Apr-May-2016 Drafts	
	*EWG Feedback:	
	-CB-PCI_Express_Base_4.0r0.7_May-2016 (Final).fdf	
	-EWG f/b: Electrical-PCI_Express_Base_4.0r0.7_April_7_wg_approved_redo_for_figure_corruption_Broadco.docx	
	*PWG Feedback:	
	-PWG 0.7 fix list part1 and part 2.docx	
	-PWG 0 7 fix list part3a.docx	
	-PCI_Express_Base_4.0r0.7_pref_April-2016_chp5_PM_stuff_only_ver3.docx	
	-PCI_Express_Base_4.0r0.7_pref_April-2016_chp5_PM_stuff_only_ver3.docx	
	-scaled-flow-control-pcie-base40-2016-07-07.pdf	
	-ECN_NOP_DLLP-2014-06-11_clean.pdf	
	-ECN_RN_29_Aug_2013.pdf	
	-3p1_active_errata_list_mpcie_28Aug2014.doc	
	-3p1_active_errata_list_mpcie_part2_11Sept2014.doc	
	-lane-margining-capability-snapshot-2016-06-16.pdf	
	-Emergency Power Reduction Mechanism with PWRBRK Signal ECN	
	-PWG 0 7 fix list part4.docx	
	-ECN_Conventional_Adv_Caps_27Jul06.pdf	
	-10-bit Tag related SR-IOV Updates	
	*Other:	
	-Merged Acknowledgements back pages from SR-IOV and ATS specifications into the main base spec. Acknowledgements page.	
	Changes since August 2016 for the September 2016 4.0 r0.7 Draft PDF	
	Applied:	9/28/1
	PWG Feedback/Corrections on August draft	9/20/1
	ECN_SR-IOV_Table_Updates_16-June-2016.doc	
	Changes since September 28 2016 for the October 2016 4.0 r0.7 Draft PDF	
	EWG:	
	Updates to Chapter 9 - Electrical Sub-block (Sections: 9.4.1.4, 9.6.5.1, 9.6.5.2, 9.6.7)	10/7/1
	PWG:	
	Updates to Sections: 3.2.1, 3.3, 3.5.1, 7.13, 7.13.3 (Figure: Data Link Status Register)	
	Changes to the October 13 2016 4.0 r0.7 Draft PDF	10/21/1

Revision	Revision History	Date
	EWG:	
	Updates to Chapter 9 - Electrical Sub-block (Section 9.3.3.9 and Figure 9-9 caption)	
	Changes to the November 3 2016 4.0 r0.7 Draft PDF	
	Section 2.6.1 Flow Control Rules: Updated Scaled Flow Control sub-bullet under FC initialization bullet (before Table 2-43)	11/3/16
	Changes to the November 11 2016 4.0 r0.7 Draft PDF	
	Added M-PCIe statement to the Open Issues page	11/11/16
	Updated date to November 11, 2016	
	Version 0.9: Based on PCI Express® Base Specification Version 4.0 Revision 0.7 (11/11/2016)	
	Incorporated the following ECNs:	
	-ECN-Hierarchy_ID-2017-02-23	
	-ECN_FPB_9_Feb_2017	
	-ECN Expanded Resizable BARs 2016-04-18	
	-ECN-VF-Resizable-BARs_6-July-2016	
	- <u>Chapter 7 reorganized:</u>	
	 New section 7.6 created per a PWG-approved reorganization to move sections 7.5, 7.6, and 7.10 to subsections 7.6.1 through 7.6.3 resp. 	
	• New section 7.7 created per a PWG-approved reorganization to move sections 7.7, 7.8,.7.12, 7.13, 7.40, 7.41 and 7.20 to subsections 7.7.1 through 7.7.7 resp.	
	 New section 7.9 created per a PWG-approved reorganization to move sections 7.15, 7.22, 7.16, 7.23, 7.39, 7.24, 7.17, 7.18, 7.21, 7.25, 7.28, 7.30, 7.33, 7.34, 7.35, 7.38, and 7.42 to subsections 7.9.1 through 7.9.17 resp. 	April 28 2017
	-Removed Chapter 8 : M-PCIe Logical Sub-Block	
	-Updated Chapter 9 (8 now), EWG Updates to Chapter 9 - Electrical Sub-block per: Chapter9-PCI_Express_Base_4 0r09_March_30-2017_approved.docx	
	-Updated Chapter 4: Physical Layer Logical Block per PCI_Express_Base_4 0_r0 9_Chapter4_Final_Draft.docx	
	-Updated Figures in Chapter 10 : ATS Specification	
	-Removed Appendix H : M-PCIe timing Diagrams	
	-Removed Appendix I: M-PCle Compliance Patterns, pursuant to removing the M-PCle Chapter this 0.9 version of the 4.0 Base Spec.	
	-Added Appendix H : Flow Control Update Latency and ACK Update Latency Calculations	
	-Added Appendix I: Vital Product Data (VPD)	

evision	Revision History	Date
	-Updated editorial feedback on the Appendix section per: PCI_Express_Base_4.0r0.7_appendixes_November-11-2016_combined-editorial.docx	
	-Deleted references to M-PCIe throughout the document.	
	-Updated <u>Chapter 9 (8 now)</u> , EWG Updates to <u>Chapter 9 -</u> Electrical Sub-block per: Chapter9-PCI_Express_Base_4 0r09_March_30-2017_approved.docx	
	-Updated <u>Chapter 4</u> : Physical Layer Logical Block per PCI_Express_Base_4 0_r0 9_Chapter4_Final_Draft.docx	
	-Updated Figures in Chapter 10 : ATS Specification	
	-Added Appendix H: Flow Control Update Latency and ACK Update Latency Calculations	
	-Following items that were marked deleted in the Change Bar version of the April 28 th snapshot have been "accepted" to no longer show up: pp 1070: Lane Equalization Control 2 Register (Offset TBD) Comment: Deleted per: PCI_Express_Base_4 0r0 7_Phy-Logical_Ch7_Delta_28_Apr_2016.docx pp 1074: Physical Layer 16.0 GT/s Margining Extended Capability section Comment: Deleted per: PCI_Express_Base_4 0r0 7_Phy-Logical_Ch7_Delta_28_Apr_2016.docx Comment: Replaced by Section Lane Margining at the Receiver Extended Capability per Fix3a #83 lane-margining-capability-snapshot-2016-06-16.pdf	May 26, 2017
	-Incorporated: PCIe 4_0 Tag Field scaling 2017-03-31.docx	
	-Vital Product Data (VPD)	
	-Added Section 6.28	
	-Added Section 7.9.4	
	-Incorporated feedback from April 28 th snapshot.[source: 3 fdf files]	
	-Completed editorial feedback on the Appendix section per: PCI_Express_Base_4.0r0.7_appendixes_November-11-2016_combined-editorial.docx	
	-Incorporated ECN EMD for MSI 2016-05-10	
	-Updated per: PWG F2F changes from: PCI_Express_Base_4.0r0.7_pref_November-11-2016-F2F-2017-03-16-2017-03-30-sdg.docx	
	-Updated figures per following lists (Gord Caruk): PCIe_4 0_fix_drawing_items.doc PCIe_4 0_fix_drawing_items_part2.doc	
	Version 0.91	
	Note this version will be used as the base for the PCI Express® Base Specification Revision 5.0	
	Item numbers are with reference to PWG CheckList (https://members.pcisig.com/wg/PCIe-Protocol/document/10642)	
	-Moved Flattening Portal Bridge Section 7.10 to Section 7.8.10. PWG Checklist Items #12.1	August 1
	-Fixed misc. feedback that needed clarification from the 0.9 version. Issues fall under the categories of figure updates, broken cross references. Also incorporated feedback received from member review of the 4.0 version rev. 0.9 Base Spec.	2017
	-Updated to reconcile issues related to incorporating the Extended Message Data for MSI ECN. PWG Checklist Items #22	

Revision	Revision History	Date
	-Completed incorporating all resolved editorial items from PWG Checklist Items #14, 14.1,15.1, 36, 42. TBD: Some minor editorial items from #13, #14 and #15 have been deferred to post 0.91 by reviewers. TBD: Errata and NPEM ECN	
	ECN: ECN_Native_PCIe_Enclosure_Management_v10August2017.docx Deleted Section 5.11.1 through Section 5.14	
	Changes tracked by items 34.01 34.02 34.04 34.05 34.11 in the PWG checklist Errata: B265, C266, 267, 268, B269, A270, A271, B274, C275, B276, B277, B278, B279, B280, B281, B283, B284, B285, B286, B288, B289, B292, B293, B294, B295, B297, B299, B300, B301 Other minor edits per: NCB-PCI_Express_Base_4.0r0.91_August-17-2017dh_sdg_Annot_2.fdf	August 28, 2017
	Applied fixes and corrections captured in NCB-PCI_Express_Base_4.0r1.0_August-28-2017.fdf (Revision 8): https://members.pcisig.com/wg/PCIe-Protocol/document/10770 Updated contributor list in Appendix section.	September 20, 2017
	Updated contributor list in Appendix section. Inserted correct Figure 6-2. Applied minor fixes and corrections captured in: NCB-PCI_Express_Base_4.0r1.0_September-20-2017 https://members.pcisig.com/wg/PCIe-Protocol/document/10770	September 27, 2017
	"-c" version: Changes to match -b version of the Final NCB PDF approved by PWG and EWG on September 29, 2017. See change bars. Details include: EWG Changes: -Typo in Equation 8-3; changed 1.6.0 GT/s to 16.0 GT/s - Section 8.4.2.1; corrected references from Table 8-11 to Table 8-10 - Section 8.5.1.3.3 & Section 8.5.1.4.3 (Figure 8-47); changed "median" to "mean" PWG Changes: -Sub-Sub-Bullet before Figure 4-27. Added "or higher" after 8.0 GT/s - Section 5.11 Power Management Events; deleted last two paragraphs and Implementation Note. -Updated Acknowledgements section with additional contacts.	September 29, 2017
5.0	Version 0.3 Summary of intended changes for 5.0. This was a short document, referencing the PCI Express Base Specification but not including it.	2017-06-01
	Version 0.5	2017-11-02

Revision	Revision History	Date
	Further details on intended changes for 5.0. This was a short document, referencing the PCI Express Base Specification but not including it.	
	Version 0.7	
	This was the first release of Base 5.0 based on the 4.0 Specification text. The 4.0 specification was converted into HTML format during this process. This conversion process was imperfect but does not impact the new 5.0 material.	2018-06-07
	Version 0.9	
	This includes:	
	Additional details regarding operating at 32.0 GT/s	
	Corrections to match published Base 4.0	
	Redrawing of some figures	2018-10-18
	• PCIe_Base_r4_0_Errata_2018-10-04a.pdf	
	• ECN-Thermal-Reporting 2017May18.pdf	
	• ECN-Link-Activation-07-Dec-2017.pdf	
	Version 1.0	
	This includes:	
	Corrections and clarification for support of the 32.0 GT/s operation	
	Editorial Changes:	
	Rewrite misleading / confusing text	
	 Update terminology for consistency and accuracy 	
	Update grammar for readability	
	 Add many hotlinks / cross references 	
	Implement all 4.0 Errata	
	Incorporate Expansion ROM Validation ECN Expansion ROM Validation ECN.pdf	2010 05 16
	 Incorporate Enhanced PCIe Precision Time Measurement (ePTM) ECN <u>ECN_ePTM_10_January_2019.pdf</u> 	2019-05-16
	 Incorporate Root Complex Event Collector Bus Number Association ECN ECN EventCollector 13Sept2018a.pdf 	
	Incorporate PCIe Link Activation ECN ECN Link Activation 07 Dec 2017.pdf	
	 Incorporate Advanced Capabilities for Conventional PCI ECN (updated for PCIe) ECN_Conventional_Adv_Caps_27Jul06.pdf 	
	Incorporate Async Hot-Plug Updates ECN ECN Async Hot-Plug Updates 2018–11–29.pdf	
	Incorporate ACS Enhanced Capability ECN ECN_ACS_25_Apr_2019_Clean.pdf	

Revision	Revision History	Date
	 Incorporate the Subsystem ID and Sybsystem Vendor ID Capability, from the PCI-to-PCI Bridge Architecture Specification, Revision 1.2 (updated for PCIe) ppb12.pdf 	

Objective of the PCI Express® Architecture

This document defines the "base" specification for the PCI Express architecture, including the electrical, protocol, platform architecture and programming interface elements required to design and build devices and systems. A key goal of the PCI Express architecture is to enable devices from different vendors to inter-operate in an open architecture, spanning multiple market segments including clients, servers, embedded, and communication devices. The architecture provides a flexible framework for product versatility and market differentiation.

This specification describes the PCI Express® architecture, interconnect attributes, fabric management, and the programming interface required to design and build systems and peripherals that are compliant with the PCI Express Specification.

The goal is to enable such devices from different vendors to inter-operate in an open architecture. The specification is intended as an enhancement to the PCI[™] architecture spanning multiple market segments; clients (desktops and mobile), servers (standard and enterprise), and embedded and communication devices. The specification allows system OEMs and peripheral developers adequate room for product versatility and market differentiation without the burden of carrying obsolete interfaces or losing compatibility.

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

PCI Express Architecture Specification Organization

The PCI Express specifications are organized as a base specification and a set of companion documents.

The PCI Express Base Specification contains the technical details of the architecture, protocol, Link Layer, Physical Layer, and software interface. The PCI Express Base Specification (this document) is applicable to all variants of PCI Express.

The companion specifications define a variety of form factors, including mechanical and electrical chapters covering topics including auxiliary signals, power delivery, and the Adapter interconnect electrical budget.

5.0-1.0-PUB —	PCI Express®	Base Specification	n Revision 5.0 Ver	rsion 1.0	

Documentation Conventions

Capitalization

Some terms are capitalized to distinguish their definition in the context of this document from their common English meaning. Words not capitalized have their common English meaning. When terms such as "memory write" or "memory read" appear completely in lower case, they include all transactions of that type.

Register names and the names of fields and bits in registers and headers are presented with the first letter capitalized and the remainder in lower case.

Numbers and Number Bases

Hexadecimal numbers are written with a lower case "h" suffix, e.g., FFFh and 80h. Hexadecimal numbers larger than four digits are represented with a space dividing each group of four digits, as in 1E FFFF FFFFh. Binary numbers are written with a lower case "b" suffix, e.g., 1001b and 10b. Binary numbers larger than four digits are written with a space dividing each group of four digits, as in 1000 0101 0010b.

All other numbers are decimal.

Implementation Notes

Implementation Notes should not be considered to be part of this specification. They are included for clarification and illustration only.

Terms and Acronyms

8b/10b

The data encoding scheme¹ used in the PCI Express Physical Layer for 5.0 GT/s and below.

10-Bit Tags

A Tag's capability that provides a total of 10 bits for the Tag field. See Tag.

Access Control Services, ACS

A set of capabilities and control registers used to implement access control over routing within a PCI Express component.

ACS Violation

An error that applies to a Posted or Non-Posted Request when the Completer detects an access control violation.

Adapter

Used generically to refer to an add-in card or module.

Advanced Error Reporting, AER

Advanced Error Reporting (see Section 7.8.4).

Advertise (Credits)

Used in the context of Flow Control, the act of a Receiver sending information regarding its Flow Control Credit availability.

Alternative Routing-ID, ARI

Alternative Routing-ID Interpretation. Applicable to Requester IDs and Completer IDs as well as Routing IDs.

ARI Device

A Device associated with an Upstream Port, whose Functions each contain an ARI Extended Capability structure.

ARI Downstream Port

A Switch Downstream Port or Root Port that supports ARI Forwarding.

ARI Forwarding

Functionality that enables the Downstream Port immediately above an ARI Device to access the Devices extended Functions. Enabling ARI Forwarding ensures the logic that determines when to turn a Type 1 Configuration Request into a Type 0 Configuration Request no longer enforces a restriction on the traditional Device Number field being 0.

Asserted

The active logical state of a conceptual or actual signal.

Asvnc Removal

Removal of an adapter or cable from a slot without lock-step synchronization with the operating system (i.e., in an asynchronous manner without button presses, etc.).

Atomic Operation, Atomic Op

One of three architected Atomic Operations where a single PCI Express transaction targeting a location in Memory Space reads the location's value, potentially writes a new value to the location, and returns the original value. This read-modify-write sequence to the location is performed atomically. AtomicOps include FetchAdd, Swap, and CAS.

^{1.} IBM Journal of Research and Development, Vol. 27, #5, September 1983 "A DC-Balanced, Partitioned-Block 8B/10B Transmission Code" by Widmer and Franaszek.

Attribute

Transaction handling preferences indicated by specified Packet header bits and fields (e.g., non-snoop).

Base Address Register, BAR

Base Address Registers exist within Configuration Space and are used to determine the amount of system memory space needed by a Function and to provide the base address for a mapping to Function memory space. A Base Address Register may map to memory space or I/O space.

Beacon

An optional 30 kHz to 500 MHz in-band signal used to exit the L2 Link Power Management state. One of two defined mechanisms for waking up a Link in L2 (see Wakeup).

Bridge

One of several defined System Elements. A Function that virtually or actually connects a PCI/PCI-X segment or PCI Express Port with an internal component interconnect or with another PCI/PCI-X bus segment or PCI Express Port. A virtual Bridge in a Root Complex or Switch must use the software configuration interface described in this specification.

by-1, x1

A Link or Port with one Physical Lane.

by-8, x8

A Link or Port with eight Physical Lanes.

by-N, xN

A Link or Port with "N" Physical Lanes.

Compare and Swap, CAS

An AtomicOp where the value of a target location is compared to a specified value and, if they match, another specified value is written back to the location. Regardless, the original value of the location is returned.

Character

An 8-bit quantity treated as an atomic entity; a byte.

Clear

A bit is Clear when its value is 0b.

cold reset

A Fundamental Reset following the application of main power.

Completer

The Function that terminates or "completes" a given Request, and generates a Completion if appropriate. Generally the Function targeted by the Request serves as the Completer. For cases when an uncorrectable error prevents the Request from reaching its targeted Function, the Function that detects and handles the error serves as the Completer.

Completer Abort, CA

- 1. A status that applies to a posted or non-posted Request that the Completer is permanently unable to complete successfully, due to a violation of the Completer's programming model or to an unrecoverable error associated with the Completer.
- 2. A status indication returned with a Completion for a non-posted Request that suffered a Completer Abort at the Completer.

Completer ID

The combination of a Completer's Bus Number, Device Number, and Function Number that uniquely identifies the Completer of the Request within a Hierarchy. With an ARI Completer ID, bits traditionally used for the Device Number field are used instead to expand the Function Number field, and the Device Number is implied to be 0.

Completion

A Packet used to terminate, or to partially terminate, a transaction sequence. A Completion always corresponds to a preceding Request, and, in some cases, includes data.

component

A physical device (a single package).

Configuration Software

The component of system software responsible for accessing Configuration Space and configuring the PCI/PCIe bus.

Configuration Space

One of the four address spaces within the PCI Express architecture. Packets with a Configuration Space address are used to configure Functions.

Configuration-Ready

A Function is "Configuration-Ready" when it is guaranteed that the Function will respond to a valid Configuration Request targeting the Function with a Completion indicating Successful Completion status.

Containment Error Recovery, CER

A general error containment and recovery approach supported by <u>Downstream Port Containment (DPC)</u>, where with suitable software/firmware support, many uncorrectable errors can be handled without disrupting applications.

Conventional PCI

Behaviors or features originally defined in the PCI Local Bus Specification. The PCI Express Base 4.0 and subsequent specifications incorporate the relevant requirements from the PCI Local Bus Specification.

Conventional Reset

A Hot, Warm, or Cold reset. Distinct from Function Level Reset (FLR).

Data Link Layer

The intermediate Layer that is between the Transaction Layer and the Physical Layer.

Data Link Layer Packet, DLLP

A Packet generated in the Data Link Layer to support Link management functions.

data payload

Information following the header in some packets that is destined for consumption by the targeted Function receiving the Packet (for example, Write Requests or Read Completions).

deasserted

The inactive logical state of a conceptual or actual signal.

Design for Testability, DFT

Design for Testability.

Device (uppercase 'D')

A collection of one or more Functions within a single Hierarchy identified by common Bus Number and Device Number. An SR-IOV Device may have additional Functions accessed via additional Bus Numbers and/or Device Numbers configured through one or more SR-IOV Extended Capability structures.

device (lowercase 'd')

- 1. A physical or logical entity that performs a specific type of I/O.
- 2. A component on either end of a PCI Express Link.
- 3. A common imprecise synonym for Function, particularly when a device has a single Function.

Device Readiness Status, DRS

A mechanism for indicating that a Device is Configuration-Ready (see Section 6.23.1)

Downstream

- The relative position of an interconnect/System Element (Port/component) that is farther from the Root Complex. The Ports on a Switch that are not the Upstream Port are Downstream Ports. All Ports on a Root Complex are Downstream Ports. The Downstream component on a Link is the component farther from the Root Complex.
- 2. A direction of information flow where the information is flowing away from the Root Complex.

Downstream Path

The flow of data through a Retimer from the Upstream Pseudo Port Receiver to the Downstream Pseudo Port Transmitter.

Downstream Port Containment, DPC

The automatic disabling of the Link below a Downstream Port following an uncorrectable error, which prevents TLPs subsequent to the error from propagating Upstream or Downstream.

DWORD, DW

Four bytes. Used in the context of a data payload, the 4 bytes of data must be on a naturally aligned 4-byte boundary (the least significant 2 bits of the byte address are 00b).

Egress Port

The transmitting Port; that is, the Port that sends outgoing traffic.

Electrical Idle

A Link state used in a variety of defined cases, with specific requirements defined for the Transmitter and Receiver.

End-End TLP Prefix

A TLP Prefix that is carried along with a TLP from source to destination. See Section 2.2.10.2.

Endpoint

One of several defined System Elements. A Function that has a Type 00h Configuration Space header.

error detection

Mechanisms that determine that an error exists, either by the first agent to discover the error (e.g., Malformed TLP) or by the recipient of a signaled error (e.g., receiver of a poisoned TLP).

error logging

A detector setting one or more bits in architected registers based on the detection of an error. The detector might be the original discoverer of an error or a recipient of a signaled error.

error reporting

In a broad context, the general notification of errors. In the context of the Device Control register, sending an error Message. In the context of the Root Error Command register, signaling an interrupt as a result of receiving an error Message.

error signaling

One agent notifying another agent of an error either by (1) sending an error Message, (2) sending a Completion with UR/CA Status, or (3) poisoning a TLP.

Extension Device

A component whose purpose is to extend the physical length of a Link.

Extended Function

Within an ARI Device, a Function whose Function Number is greater than 7. Extended Functions are accessible only after ARI-aware software has enabled ARI Forwarding in the Downstream Port immediately above the ARI Device.

FetchAdd, Fetch and Add

An AtomicOp where the value of a target location is incremented by a specified value using two's complement arithmetic ignoring any carry or overflow, and the result is written back to the location. The original value of the location is returned.

Flow Control

The method for communicating receive buffer status from a Receiver to a Transmitter to prevent receive buffer overflow and allow Transmitter compliance with ordering rules.

Flow Control Packet, FCP

A DLLP used to send Flow Control information from the Transaction Layer in one component to the Transaction Layer in another component.

Function

Within a Device, an addressable entity in Configuration Space associated with a single Function Number. Used to refer to one Function of a <u>Multi-Function Device</u>, or to the only Function in a <u>Single-Function Device</u>. Specifically included are special types of Functions defined in Chapter 9, notably Physical Functions and Virtual Functions.

Function Group

Within an ARI Device, a configurable set of Functions that are associated with a single <u>Function Group Number</u>. Function Groups can optionally serve as the basis for VC arbitration or access control between multiple Functions within the ARI Device.

Function Level Reset, FLR

A mechanism for resetting a specific Endpoint Function (see Section 6.6.2).

Function Readiness Status, FRS

A mechanism for indicating that a Function is Configuration-Ready (see Section 6.23.2)

Fundamental Reset

A hardware mechanism for setting or returning all Port states to the initial conditions specified in this document (see Section 6.6).

header

A set of fields that appear at or near the front of a Packet that contain the information required to determine the characteristics and purpose of the Packet.

Hierarchy

A tree structured PCI Express I/O interconnect topology, wherein the Configuration Space addresses (IDs) used for routing and Requester/Completer identification are unique. A system may contain multiple Hierarchies.

hierarchy domain

The part of a Hierarchy originating from a single Root Port.

Host Bridge

Part of a Root Complex that connects a host CPU or CPUs to a Hierarchy.

Hot Reset

A reset propagated in-band across a Link using a Physical Layer mechanism.

in-band signaling

A method for signaling events and conditions using the Link between two components, as opposed to the use of separate physical (sideband) signals. All mechanisms defined in this document can be implemented using in-band signaling, although in some form factors sideband signaling may be used instead.

Ingress Port

Receiving Port; that is, the Port that accepts incoming traffic.

Internal Error

An error associated with a PCI Express interface that occurs within a component and which may not be attributable to a packet or event on the PCI Express interface itself or on behalf of transactions initiated on PCI Express.

I/O Space

One of the four address spaces of the PCI Express architecture.

isochronous

Data associated with time-sensitive applications, such as audio or video applications.

invariant

A field of a TLP header or TLP Prefix that contains a value that cannot legally be modified as the TLP flows through the PCI Express fabric.

Lane

A set of differential signal pairs, one pair for transmission and one pair for reception. A by-N Link is composed of N Lanes.

Layer

A unit of distinction applied to this specification to help clarify the behavior of key elements. The use of the term Layer does not imply a specific implementation.

Link

The collection of two Ports and their interconnecting Lanes. A Link is a dual-simplex communications path between two components.

Link Segment

The collection of a Port and a Pseudo Port or two Pseudo Ports and their interconnecting Lanes. A Link Segment is a dual simplex communications path between a Component and a Retimer or between two Retimers (two Pseudo Ports).

Lightweight Notification, LN

A lightweight protocol that supports notifications to Endpoints via a hardware mechanism when cachelines of interest are updated.

LN Completer, LNC

A service subsystem in the host that receives LN Read/Write Requests, and sends LN Messages when registered cachelines are updated.

LN Completion

A Completion whose TLP Header has the LN bit Set.

LN Message

An architected Message used for notifications with LN protocol.

LN Read

A Memory Read Request whose TLP Header has the LN bit Set.

LN Requester, LNR

A client subsystem in an Endpoint that sends LN Read/Write Requests and receives LN Messages.

LN Write

A Memory Write Request whose TLP Header has the LN bit Set.

Local TLP Prefix

A TLP Prefix that is carried along with a TLP on a single Link. See Section 2.2.10.1.

Logical Bus

The logical connection among a collection of Devices that have the same Bus Number in Configuration Space.

Logical Idle

A period of one or more Symbol Times when no information (TLPs, DLLPs, or any special Symbol) is being transmitted or received. Unlike Electrical Idle, during Logical Idle the Idle data Symbol is being transmitted and received.

LTR

Abbreviation for Latency Tolerance Reporting

Malformed Packet

A TLP that violates specific TLP formation rules as defined in this specification.

Memory Space

One of the four address spaces of the PCI Express architecture.

Message

A TLP used to communicate information outside of the Memory, I/O, and Configuration Spaces.

Message Signaled Interrupt, MSI/MSI-X

Two similar but separate mechanisms that enable a Function to request service by writing a system-specified DWORD of data to a system-specified address using a Memory Write Request. Compared to MSI, MSI-X supports a larger maximum number of vectors and independent message address and data for each vector.

Message Space

One of the four address spaces of the PCI Express architecture.

Multicast, MC

A feature and associated mechanisms that enable a single Posted Request TLP sent by a source to be distributed to multiple targets.

Multicast Group, MCG

A set of Endpoints that are the target of Multicast TLPs in a particular address range.

Multicast Hit

The determination by a Receiver that a TLP will be handled as a Multicast TLP.

Multicast TLP

A TLP that is potentially distributed to multiple targets, as controlled by Multicast Capability structures in the components through which the TLP travels.

Multicast Window

A region of Memory Space where Posted Request TLPs that target it will be handled as Multicast TLPs.

Multi-Function Device, MFD

A Device that has multiple Functions.

Multi-Root I/O Virtualization, MR-IOV

A Function that supports the MR-IOV capability. See [MR-IOV] for additional information.

naturally aligned

A data payload with a starting address equal to an integer multiple of a power of two, usually a specific power of two. For example, 64-byte naturally aligned means the least significant 6 bits of the byte address are 00 0000b.

NPEM

Native PCIe Enclosure Management

OBFF

Optimized Buffer Flush/Fill

Operating System

Throughout this specification, the terms operating system and system software refer to the combination of power management services, device drivers, user-mode services, and/or kernel mode services.

orderly removal

A hot-plug removal model where the OS is notified when a user/operator wishes to remove an adapter, and the OS has the opportunity to prepare for the event (e.g., quiescing adapter activity) before granting permission for removal.

P₂P

Peer-to-peer.

Path

The flow of data through a Retimer, in either the Upstream Path or the Downstream Path.

Packet

A fundamental unit of information transfer consisting of an optional TLP Prefix, followed by a header and, in some cases, followed by a data payload.

Parts per Million, ppm

Applied to frequency, the difference, in millionths of a Hertz, between a stated ideal frequency, and the measured long-term average of a frequency.

PCIe®

PCI Express®

PCI Bridge

See Type 1 Function.

PCI Software Model

The software model necessary to initialize, discover, configure, and use a PCI-compatible device, as specified in [PCI-3.0], [PCI-X-2.0], and [PCI-Firmware].

Phantom Function Number, PFN

An unclaimed Function Number that may be used to expand the number of outstanding transaction identifiers by logically combining the PFN with the Tag identifier to create a unique transaction identifier.

Physical Function, PF

A PCI Function that contains an <u>SR-IOV Extended Capability</u> structure and supports the SR-IOV capabilities defined in Chapter 9.

Physical Lane

See Lane.

Physical Layer

The Layer that directly interacts with the communication medium between two components.

Port

- 1. Logically, an interface between a component and a PCI Express Link.
- 2. Physically, a group of Transmitters and Receivers located on the same chip that define a Link.

Power Management

Software or Hardware mechanisms used to minimize system power consumption, manage system thermal limits, and maximize system battery life. Power management involves tradeoffs among system speed, noise, battery life, and AC power consumption.

PMUX Channel

A multiplexed channel on a PMUX Link that is configured to transport a specific multiplexed protocol. See <u>Appendix</u> G .

PMUX Link

A Link where Protocol Multiplexing is supported and enabled. See Appendix G.

PMUX Packet

A non-PCI Express Packet transported over a PCI Express Link. See Appendix G.

Precision Time Measurement, PTM

An optional capability for communicating precise timing information between components.

Process Address Space ID, PASID

The Process Address Space ID, in conjunction with the Requester ID, uniquely identifies the address space associated with a transaction.

Programmed I/O, PIO

A transaction sequence that's initiated by a host processor, often as the result of executing a single load or store instruction that targets a special address range, but can be generated by other mechanisms such as the PCI-Compatible Configuration Mechanism. Notably, host processor loads or stores targeting an ECAM address range generate Configuration Space transactions. Other memory-mapped ranges typically exist to generate Memory Space and I/O Space transactions.

Pseudo Port

- 1. Logically, an interface between a Retimer and a PCI Express Link Segment.
- 2. Physically, a group of Transmitters and Receivers located on the same Retimer chip that define a Link Segment.

Quality of Service, QoS

Attributes affecting the bandwidth, latency, jitter, relative priority, etc., for differentiated classes of traffic.

QWORD, QW

Eight bytes. Used in the context of a data payload, the 8 bytes of data must be on a naturally aligned 8-byte boundary (the least significant 3 bits of the address are 000b).

RCiEP

Root Complex Integrated Endpoint.

Receiver, Rx

The component that receives Packet information across a Link.

Receiving Port

In the context of a specific TLP or DLLP, the Port that receives the Packet on a given Link.

Re-driver

A non-protocol aware, software transparent, Extension Device.

repeater

An imprecise term for Extension Device.

Reported Error

An error subject to the logging and signaling requirements architecturally defined in this document.

Request

A Packet used to initiate a transaction sequence. A *Request* includes operation code and, in some cases, address and length, data, or other information.

Requester

The Function that first introduces a transaction sequence into the PCI Express domain.

Requester ID

The combination of a Requester's Bus Number, Device Number, and Function Number that uniquely identifies the Requester within a Hierarchy. With an ARI Requester ID, bits traditionally used for the Device Number field are used instead to expand the Function Number field, and the Device Number is implied to be 0.

Reserved

The contents, states, or information are not defined at this time. Using any Reserved area (for example, packet header bit-fields, configuration register bits) is not permitted. Reserved register fields must be read only and must return 0 (all 0's for multi-bit fields) when read. Reserved encodings for register and packet fields must not be used. Any implementation dependence on a Reserved field value or encoding will result in an implementation that is not PCI Express-compliant. The functionality of such an implementation cannot be guaranteed in this or any future revision of this specification.

Refclk

An abbreviation for Reference Clock.

Retimer

A Physical Layer protocol aware, software transparent, Extension Device that forms two separate electrical Link Segments.

Root Complex, RC

A defined System Element that includes at least one Host Bridge, Root Port, or Root Complex Integrated Endpoint.

Root Complex Component

A logical aggregation of Root Ports, Root Complex Register Blocks, Root Complex Integrated Endpoints, and Root Complex Event Collectors.

Root Port, RP

A PCI Express Port on a Root Complex that maps a portion of a Hierarchy through an associated virtual PCI-PCI Bridge.

Routing Element

A term referring to a Root Complex, Switch, or Bridge in regard to its ability to route, multicast, or block TLPs.

Routing ID

Either the Requester ID or Completer ID that identifies a PCI Express Function.

RP PIO

Root Port Programmed I/O. See Section 6.2.10.3.

Set

A bit is Set when its value is 1b.

sideband signaling

A method for signaling events and conditions using physical signals separate from the signals forming the Link between two components. All mechanisms defined in this document can be implemented using in-band signaling, although in some form factors sideband signaling may be used instead.

Single-Function Device, SFD

A device that has a single Function

Single Root I/O Virtualization, SR-IOV

A Function that supports the SR-IOV Extended Capability defined in this specification.

Single Root PCI Manager, SR-PCIM

Software responsible for configuration and management of the <u>SR-IOV Extended Capability</u> and PF/VF as well as dealing with associated error handling. Multiple implementation options exist; therefore, SR-PCIM implementation is outside the scope of this specification.

SR-IOV Device

A Device containing one or more Functions that have an SR-IOV Extended Capability structure.

SSD

Solid State Drive

Swap, Unconditional Swap

An AtomicOp where a specified value is written to a target location, and the original value of the location is returned.

Switch

A defined System Element that connects two or more Ports to allow Packets to be routed from one Port to another. To configuration software, a Switch appears as a collection of virtual PCI-to-PCI Bridges.

Symbol

A 10-bit quantity when using 8b/10b encoding. An 8-bit quantity when using 128b/130b encoding.

Symbol Time

The period of time required to place a Symbol on a Lane (10 times the Unit Interval when using 8b/10b encoding and 8 times the Unit Interval when using 128b/130b encoding).

System Element

A defined Device or collection of Devices that operate according to distinct sets of rules. The following System Elements are defined: Root Complex, Endpoint, Switch, and Bridge.

System Image, SI

A software component running on a virtual system to which specific Functions, <u>PFs</u>, and <u>VFs</u> can be assigned. Specification of the behavior and architecture of an SI is outside the scope of this specification. Examples of SIs include guest operating systems and shared/non-shared protected domain device drivers.

System Software

Includes System Firmware (BIOS, UEFI), Operating System, VMM, management software, platform vendor's add-on to the Operating System.

Tag

A number assigned to a given Non-Posted Request to distinguish Completions for that Request from other Requests.

TLP Prefix

Additional information that may be optionally prepended to a TLP. TLP Prefixes are either Local or End-End. A TLP can have multiple TLP Prefixes. See Section 2.2.10.

TPH

Abbreviation for TLP Processing Hints

Transaction Descriptor

An element of a Packet header that, in addition to Address, Length, and Type, describes the properties of the Transaction.

Transaction ID

A component of the Transaction Descriptor including Requester ID and Tag.

Transaction Layer

The Layer that operates at the level of transactions (for example, read, write).

Transaction Layer Packet, TLP

A Packet generated in the Transaction Layer to convey a Request or Completion.

transaction sequence

A single Request and zero or more Completions associated with carrying out a single logical transfer by a Requester.

Transceiver

The physical Transmitter and Receiver pair on a single chip.

Transmitter, Tx

The component sending Packet information across a Link.

Transmitting Port

In the context of a specific TLP or DLLP, the Port that transmits the Packet on a given Link.

Type 0 Function

Function with a Type 0 Configuration Space Header (see Section 7.5.1.2).

Type 1 Function

Function with a Type 1 Configuration Space Header (see Section 7.5.1.3).

Unconditional Swap, Swap

An AtomicOp where a specified value is written to a target location, and the original value of the location is returned.

Unit Interval, UI

Given a data stream of a repeating pattern of alternating 1 and 0 values, the Unit Interval is the value measured by averaging the time interval between voltage transitions, over a time interval long enough to make all intentional frequency modulation of the source clock negligible (see RX: UI and TX: UI).

Unsupported Request, UR

- 1. A status that applies to a posted or non-posted Request that specifies some action or access to some space that is not supported by the Completer.
- 2. A status indication returned with a Completion for a non-posted Request that suffered an Unsupported Request at the Completer.

Upstream

1. The relative position of an interconnect/System Element (Port/component) that is closer to the Root Complex. The Port on a Switch that is closest topologically to the Root Complex is the Upstream Port. The

Port on a component that contains only Endpoint or Bridge Functions is an Upstream Port. The Upstream component on a Link is the component closer to the Root Complex.

2. A direction of information flow where the information is flowing towards the Root Complex.

Upstream Path

The flow of data through a Retimer from the Downstream Pseudo Port Receiver to the Upstream Pseudo Port Transmitter

variant

A field of a TLP header that contains a value that is subject to possible modification according to the rules of this specification as the TLP flows through the PCI Express fabric.

Virtual Function, VF

A Function that is associated with a <u>Physical Function</u>. A VF shares one or more physical resources, such as a Link, with the Physical Function and other VFs that are associated with the same PF.

Virtualization Intermediary, VI

A software component supporting one or more SIs-colloquially known as a hypervisor or virtual machine monitor. Specification of the behavior and architecture of the VI is outside the scope of this specification.

wakeup

An optional mechanism used by a component to request the reapplication of main power when in the L2 Link state. Two such mechanisms are defined: Beacon (using in-band signaling) and WAKE# (using sideband signaling).

warm reset

A Fundamental Reset without cycling main power.

Reference Documents

_	~1
Р	u

PCI-3.0

PCI Local Bus Specification, Revision 3.0

PCle

PCIe-5.0

PCI Express Base Specification, Revision 5.0

PCIe-4.0

PCI Express Base Specification, Revision 4.0

PCle-3.1

PCle-3.1a

PCI Express Base Specification, Revision 3.1a

PCIe-3.0

PCI Express Base Specification, Revision 3.0

PCIE-2.1

PCI Express Base Specification, Revision 2.1

PCIe-2.0

PCI Express Base Specification, Revision 2.0

PCle-1.1

PCI Express Base Specification, Revision 1.1

PCle-1.0

PCle-1.0a

PCI Express Base Specification, Revision 1.0a

CEM

CEM-4.0

PCI Express Card Electromechanical Specification, Revision 4.0

CEM-3.0

PCI Express Card Electromechanical Specification, Revision 3.0

CEM-2.0

PCI Express Card Electromechanical Specification, Revision 2.0

ECN-CEM-THERMAL

PCIe CEM Thermal Reporting ECN to the PCI Express Card Electromechanical Specification, Revision 3.0

PCIe-to-PCI-PCI-X-Bridge

PCIe-to-PCI-PCI-X-Bridge-1.0

PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0

Mini-Card

PCI Express Mini Card Electromechanical Specification, Revision 2.1

OCuLink

PCI Express OCuLink Specification, Revision 1.0

M.2

PCI Express M.2 Specification, Revision 1.1

U.2

SFF-8639

PCI Express SFF-8639 Module Specification, Revision 3.0, Version 1.0

Ext-Cabling

PCI Express External Cabling Specification, Revision 2.0

ExpressModule

PCI Express ExpressModule Electromechanical Specification, Revision 1.0

PCI-Hot-Plug

PCI-Hot-Plug-1.1

PCI Hot-Plug Specification, Revision 1.1

PCI-PM

PCI Bus Power Management Interface Specification, Revision 1.2

PCI-Code-and-ID

PCI Code and ID Assignment Specification, Revision 1.11 (or later)

Firmware

PCI Firmware Specification, Revision 3.2

ACPI

Advanced Configuration and Power Interface Specification, Revision 6.2

UEFI

Unified Extensible Firmware Interface (UEFI) Specification, Version 2.8

EUI-48

EUI-64

Guidelines for Use of Extended Unique Identifier (EUI), Organizationally Unique Identifier (OUI), and Company ID (CID)

JEDEC-JESD22-C101

JEDEC JESD22-C101F: Field-Induced Charged-Device Model Test Method for Electrostatic Discharge Withstand Thresholds of Microelectronic Components

JEDEC-JEP155-JEP157

JEDEC JEP155: Recommended ESD Target Levels for HBM/MM Qualification and JEP157 Recommended ESD-CDM Target Levels

ESDA-JEDEC-JS-001-2010

ESDA/JEDEC JS-001-2010: Joint JEDEC/ESDA Standard for Electrostatic Discharge Sensitivity Test - Human Body Model (HBM) - Component Level

ITU-T-Rec.-X.667

ITU T-Rec. X.667: Information technology - Procedures for the operation of object identifier registration authorities: Generation of universally unique identifiers and their use in object identifiers

5.0-1.0-PUB — PCI Express[®] Base Specification Revision 5.0 Version 1.0

ISO/IEC-9834-8

ISO/IEC 9834-8: Information technology -- Procedures for the operation of object identifier registration authorities -- Part 8: Generation of universally unique identifiers (UUIDs) and their use in object identifiers

RFC-4122

IETF RFC-4122: A Universally Unique IDentifier (UUID) URN Namespace

PICMG

PICMG

PLUG-PLAY-ISA-1.0a

Plug and Play ISA Specification, Version 1.0a, May 5, 1994

PC-Card

PC-Card

Introduction

This chapter presents an overview of the PCI Express architecture and key concepts. PCI Express is a high performance, general purpose I/O interconnect defined for a wide variety of future computing and communication platforms. Key PCI attributes, such as its usage model, load-store architecture, and software interfaces, are maintained, whereas its parallel bus implementation is replaced by a highly scalable, fully serial interface. PCI Express takes advantage of recent advances in point-to-point interconnects, Switch-based technology, and packetized protocol to deliver new levels of performance and features. Power Management, Quality of Service (QoS), Hot-Plug/

1.

hot-swap support, data integrity, and error handling are among some of the advanced features supported by PCI Express.

1.1 A Third Generation I/O Interconnect

The high-level requirements for this third generation I/O interconnect are as follows:

- Supports multiple market segments and emerging applications:
 - Unifying I/O architecture for desktop, mobile, workstation, server, communications platforms, and embedded devices
- Ability to deliver low cost, high volume solutions:
 - · Cost at or below PCI cost structure at the system level
- · Support multiple platform interconnect usages:
 - · Chip-to-chip, board-to-board via connector or cabling
- A variety of mechanical form factors:
 - [M.2], [CEM] (Card Electro-Mechanical), [U.2], [OCuLink]
- PCI-compatible software model:
 - Ability to enumerate and configure PCI Express hardware using PCI system configuration software implementations with no modifications
 - Ability to boot existing operating systems with no modifications
 - Ability to support existing I/O device drivers with no modifications
 - Ability to configure/enable new PCI Express functionality by adopting the PCI configuration paradigm

· Performance:

- Low-overhead, low-latency communications to maximize application payload bandwidth and Link efficiency
- High-bandwidth per pin to minimize pin count per device and connector interface
- Scalable performance via aggregated Lanes and signaling frequency

· Advanced features:

- Comprehend different data types and ordering rules
- Power management and budgeting
 - Ability to identify power management capabilities of a given Function
 - Ability to transition a Function into a specific power state
 - Ability to receive notification of the current power state of a Function

- Ability to generate a request to wakeup from a power-off state of the main power supply
- Ability to sequence device power-up to allow graceful platform policy in power budgeting
- Ability to support differentiated services, i.e., different (QoS)
 - Ability to have dedicated Link resources per QoS data flow to improve fabric efficiency and effective application-level performance in the face of head-of-line blocking
 - Ability to configure fabric QoS arbitration policies within every component
 - Ability to tag end-to-end QoS with each packet
 - Ability to create end-to-end isochronous (time-based, injection rate control) solutions
- Hot-Plug support
 - Ability to support existing PCI Hot-Plug solutions
 - Ability to support native Hot-Plug solutions (no sideband signals required)
 - Ability to support async removal
 - Ability to support a unified software model for all form factors
- Data Integrity
 - · Ability to support Link-level data integrity for all types of transaction and Data Link packets
 - Ability to support end-to-end data integrity for high availability solutions
- Error handling
 - Ability to support PCI-level error handling
 - Ability to support advanced error reporting and handling to improve fault isolation and recovery solutions
- Process Technology Independence
 - Ability to support different DC common mode voltages at Transmitter and Receiver
- Ease of Testing
 - Ability to test electrical compliance via simple connection to test equipment

1.2 PCI Express Link

A Link represents a dual-simplex communications channel between two components. The fundamental PCI Express Link consists of two, low-voltage, differentially driven signal pairs: a Transmit pair and a Receive pair as shown in Figure 1-1. A PCI Express Link consists of a PCIe PHY as defined in Chapter 4.




Figure 1-1 PCI Express Link

The primary Link attributes for PCI Express Link are:

- The basic Link PCI Express Link consists of dual unidirectional differential Links, implemented as a Transmit pair and a Receive pair. A data clock is embedded using an encoding scheme (see Chapter 4) to achieve very high data rates.
- Signaling rate Once initialized, each Link must only operate at one of the supported signaling levels.
 - For the first generation of PCI Express technology, there is only one signaling rate defined, which provides an effective 2.5 Gigabits/second/Lane/direction of raw bandwidth.
 - The second generation provides an effective 5.0 Gigabits/second/Lane/direction of raw bandwidth.
 - The third generation provides an effective 8.0 Gigabits/second/Lane/direction of raw bandwidth.
 - $\circ \quad \text{The fourth generation provides an effective 16.0 Gigabits/second/Lane/direction of raw bandwidth.} \\$
 - The fifth generation provides an effective 32.0 Gigabits/second/Lane/direction of raw bandwidth.
- Lanes A Link must support at least one Lane each Lane represents a set of differential signal pairs (one pair
 for transmission, one pair for reception). To scale bandwidth, a Link may aggregate multiple Lanes denoted by
 xN where N may be any of the supported Link widths. A x8 Link operating at the 2.5 GT/s data rate represents
 an aggregate bandwidth of 20 Gigabits/second of raw bandwidth in each direction. This specification describes
 operations for x1, x2, x4, x8, x12, x16, and x32 Lane widths.
- Initialization During hardware initialization, each PCI Express Link is set up following a negotiation of Lane widths and frequency of operation by the two agents at each end of the Link. No firmware or operating system software is involved.
- Symmetry Each Link must support a symmetric number of Lanes in each direction, i.e., a x16 Link indicates there are 16 differential signal pairs in each direction.

1.3 PCI Express Fabric Topology

A fabric is composed of point-to-point Links that interconnect a set of components - an example fabric topology is shown in <u>Figure 1-2</u>. This figure illustrates a single fabric instance referred to as a Hierarchy - composed of a Root Complex (RC), multiple Endpoints (I/O devices), a Switch, and a PCI Express to PCI/PCI-X Bridge, all interconnected via PCI Express Links.




Figure 1-2 Example PCI Express Topology

1.3.1 Root Complex

- An RC denotes the root of an I/O hierarchy that connects the CPU/memory subsystem to the I/O.
- As illustrated in Figure 1-2, an RC may support one or more PCI Express Ports. Each interface defines a separate hierarchy domain. Each hierarchy domain may be composed of a single Endpoint or a sub-hierarchy containing one or more Switch components and Endpoints.
- The capability to route peer-to-peer transactions between hierarchy domains through an RC is optional and implementation dependent. For example, an implementation may incorporate a real or virtual Switch internally within the Root Complex to enable full peer-to-peer support in a software transparent way.
 Unlike the rules for a Switch, an RC is generally permitted to split a packet into smaller packets when routing transactions peer-to-peer between hierarchy domains (except as noted below), e.g., split a single packet with a 256-byte payload into two packets of 128 bytes payload each. The resulting packets are subject to the normal

packet formation rules contained in this specification (e.g., Max_Payload_Size, Read Completion Boundary (RCB), etc.). Component designers should note that splitting a packet into smaller packets may have negative performance consequences, especially for a transaction addressing a device behind a PCI Express to PCI/PCI-X bridge.

Exception: An RC that supports peer-to-peer routing of Vendor_Defined Messages is not permitted to split a Vendor_Defined Message packet into smaller packets except at 128-byte boundaries (i.e., all resulting packets except the last must be an integral multiple of 128 bytes in length) in order to retain the ability to forward the Message across a PCI Express to PCI/PCI-X Bridge.

- An RC must support generation of configuration requests as a Requester.
- An RC is permitted to support the generation of I/O Requests as a Requester.
 An RC is permitted to generate I/O Requests to either or both of locations 80h and 84h to a selected Root Port, without regard to that Root Port's PCI Bridge I/O decode configuration; it is recommended that this mechanism only be enabled when specifically needed.
- An RC must not support Lock semantics as a Completer.
- An RC is permitted to support generation of Locked Requests as a Requester.

1.3.2 Endpoints

Endpoint refers to a type of Function that can be the Requester or Completer of a PCI Express transaction either on its own behalf or on behalf of a distinct non-PCI Express device (other than a PCI device or host CPU), e.g., a PCI Express attached graphics controller or a PCI Express-USB host controller. Endpoints are classified as either legacy, PCI Express, or Root Complex Integrated Endpoints (RCiEPs).

1.3.2.1 Legacy Endpoint Rules

- A Legacy Endpoint must be a Function with a Type 00h Configuration Space header.
- A Legacy Endpoint must support Configuration Requests as a Completer.
- A Legacy Endpoint may support I/O Requests as a Completer.
 - A Legacy Endpoint is permitted to accept I/O Requests to either or both of locations 80h and 84h, without regard to that Endpoint's I/O decode configuration.
- A Legacy Endpoint may generate I/O Requests.
- A Legacy Endpoint may support Lock memory semantics as a Completer if that is required by the device's legacy software support requirements.
- A Legacy Endpoint must not issue a Locked Request.
- A Legacy Endpoint may implement Extended Configuration Space Capabilities, but such Capabilities may be ignored by software.
- A Legacy Endpoint operating as the Requester of a Memory Transaction is not required to be capable of generating addresses 4 GB or greater.
- A Legacy Endpoint is required to support MSI or MSI-X or both if an interrupt resource is requested. If MSI is
 implemented, a Legacy Endpoint is permitted to support either the 32-bit or 64-bit Message Address version of
 the MSI Capability structure.
- A Legacy Endpoint is permitted to support 32-bit addressing for <u>Base Address Registers</u> that request memory resources.

A Legacy Endpoint must appear within one of the hierarchy domains originated by the Root Complex.

1.3.2.2 PCI Express Endpoint Rules

- A PCI Express Endpoint must be a Function with a Type 00h Configuration Space header.
- A PCI Express Endpoint must support Configuration Requests as a Completer.
- A PCI Express Endpoint must not depend on operating system allocation of I/O resources claimed through BAR(s).
- A PCI Express Endpoint must not generate I/O Requests.
- A PCI Express Endpoint must not support Locked Requests as a Completer or generate them as a Requester.
 PCI Express-compliant software drivers and applications must be written to prevent the use of lock semantics when accessing a PCI Express Endpoint.
- A PCI Express Endpoint operating as the Requester of a Memory Transaction is required to be capable of generating addresses greater than 4 GB.
- A PCI Express Endpoint is required to support MSI or MSI-X or both if an interrupt resource is requested., If MSI
 is implemented, a PCI Express Endpoint must support the 64-bit Message Address version of the MSI Capability
 structure.
- A PCI Express Endpoint requesting memory resources through a <u>BAR</u> must set the <u>BAR</u>'s Prefetchable bit unless the range contains locations with read side-effects or locations in which the Function does not tolerate write merging. See Section 7.5.1.2.1 for additional guidance on having the Prefetchable bit Set.
- For a PCI Express Endpoint, 64-bit addressing must be supported for all BARs that have the Prefetchable bit Set. 32-bit addressing is permitted for all BARs that do not have the Prefetchable bit Set.
- The minimum memory address range requested by a BAR is 128 bytes.
- A PCI Express Endpoint must appear within one of the hierarchy domains originated by the Root Complex.

1.3.2.3 Root Complex Integrated Endpoint Rules

- A Root Complex Integrated Endpoint (RCiEP) is implemented on internal logic of Root Complexes that contains the Root Ports.
- An RCiEP must be a Function with a Type 00h Configuration Space header.
- An RCiEP must support Configuration Requests as a Completer.
- An RCiEP must not require I/O resources claimed through BAR(s).
- An RCiEP must not generate I/O Requests.
- An RCIEP must not support Locked Requests as a Completer or generate them as a Requester. PCI Express-compliant software drivers and applications must be written to prevent the use of lock semantics when accessing an RCIEP.
- An RCIEP operating as the Requester of a Memory Transaction is required to be capable of generating addresses equal to or greater than the Host is capable of handling as a Completer.
- An <u>RCiEP</u> is required to support MSI or MSI-X or both if an interrupt resource is requested. If MSI is
 implemented, an <u>RCiEP</u> is permitted to support either the 32-bit or 64-bit Message Address version of the <u>MSI</u>
 Capability structure.
- An RCiEP is permitted to support 32-bit addressing for Base Address Registers that request memory resources.

- An RCIEP must not implement Link Capabilities, Link Status, Link Control, Link Capabilities 2, Link Status 2, and Link Control 2 registers in the PCI Express Extended Capability.
- If an RCiEP is associated with an optional Root Complex Event Collector it must signal PME and error conditions through the Root Complex Event Collector.
- An RCiEP must not be associated with more than one Root Complex Event Collector.
- · An RCiEP does not implement Active State Power Management.
- An RCiEP may not be hot-plugged independent of the Root Complex as a whole.
- An RCiEP must not appear in any of the hierarchy domains exposed by the Root Complex.
- · An RCiEP must not appear in Switches.

1.3.3 Switch

A Switch is defined as a logical assembly of multiple virtual PCI-to-PCI Bridge devices as illustrated in <u>Figure 1-3</u>. All Switches are governed by the following base rules.




Figure 1-3 Logical Block Diagram of a Switch

- Switches appear to configuration software as two or more logical PCI-to-PCI Bridges.
- A Switch forwards transactions using PCI Bridge mechanisms; e.g., address-based routing except when engaged in a Multicast, as defined in Section 6.14.

- Except as noted in this document, a Switch must forward all types of Transaction Layer Packets (TLPs) between any set of Ports.
- Locked Requests must be supported as specified in <u>Section 6.5</u>. Switches are not required to support Downstream Ports as initiating Ports for Locked Requests.
- · Each enabled Switch Port must comply with the Flow Control specification within this document.
- A Switch is not allowed to split a packet into smaller packets, e.g., a single packet with a 256-byte payload must not be divided into two packets of 128 bytes payload each.
- Arbitration between Ingress Ports (inbound Link) of a Switch may be implemented using round robin or
 weighted round robin when contention occurs on the same Virtual Channel. This is described in more detail
 later within the specification.
- Endpoints (represented by Type 00h Configuration Space headers) must not appear to configuration software on the Switch's internal bus as peers of the virtual PCI-to-PCI Bridges representing the Switch Downstream Ports.

1.3.4 Root Complex Event Collector

- A Root Complex Event Collector provides support for terminating error and PME messages from RCiEPs.
- A Root Complex Event Collector must follow all rules for an RCiEP.
- A Root Complex Event Collector is not required to decode any memory or I/O resources.
- A Root Complex Event Collector is identified by its Device/Port Type value (see Section 7.5.3.2).
- A Root Complex Event Collector has the Base Class 08h, Sub-Class 07h and Programming Interface 00h.²
- A Root Complex Event Collector resides on a Bus in the Root Complex. Multiple Root Complex Event Collectors are permitted to reside on a single Bus.
- A Root Complex Event Collector explicitly declares supported RCiEPs through the Root Complex Event Collector Endpoint Association Extended Capability.
- Root Complex Event Collectors are optional.

1.3.5 PCI Express to PCI/PCI-X Bridge

• A PCI Express to PCI/PCI-X Bridge provides a connection between a PCI Express fabric and a PCI/PCI-X hierarchy.

1.4 Hardware/Software Model for Discovery, Configuration and Operation

The PCI/PCIe hardware/software model includes architectural constructs necessary to discover, configure, and use a Function, without needing Function-specific knowledge. Key elements include:

• A configuration model which provides system software the means to discover hardware Functions available in a system

^{2.} Since an earlier version of this specification used Sub-Class 06h for this purpose, an implementation is still permitted to use Sub-Class 06h, but this is strongly discouraged.

- Mechanisms to perform basic resource allocation for addressable resources such as memory space and interrupts
- Enable/disable controls for Function response to received Requests, and initiation of Requests
- Well-defined ordering and flow control models to support the consistent and robust implementation of hardware/software interfaces

The PCI Express configuration model supports two mechanisms:

- PCI-compatible configuration mechanism: The PCI-compatible mechanism supports 100% binary compatibility with Conventional PCI aware operating systems and their corresponding bus enumeration and configuration software.
- PCI Express enhanced configuration mechanism: The enhanced mechanism is provided to increase the size of available Configuration Space and to optimize access mechanisms.

Each PCI Express Link is mapped through a virtual PCI-to-PCI Bridge structure and has a logical PCI bus associated with it. The virtual PCI-to-PCI Bridge structure may be part of a PCI Express Root Complex Port, a Switch Upstream Port, or a Switch Downstream Port. A Root Port is a virtual PCI-to-PCI Bridge structure that originates a PCI Express hierarchy domain from a PCI Express Root Complex. Devices are mapped into Configuration Space such that each will respond to a particular Device Number.

1.5 PCI Express Layering Overview

This document specifies the architecture in terms of three discrete logical layers: the Transaction Layer, the Data Link Layer, and the Physical Layer. Each of these layers is divided into two sections: one that processes outbound (to be transmitted) information and one that processes inbound (received) information, as shown in Figure 1-4.

The fundamental goal of this layering definition is to facilitate the reader's understanding of the specification. Note that this layering does not imply a particular PCI Express implementation.




Figure 1-4 High-Level Layering Diagram

PCI Express uses packets to communicate information between components. Packets are formed in the Transaction and Data Link Layers to carry the information from the transmitting component to the receiving component. As the transmitted packets flow through the other layers, they are extended with additional information necessary to handle packets at those layers. At the receiving side the reverse process occurs and packets get transformed from their Physical Layer representation to the Data Link Layer representation and finally (for Transaction Layer Packets) to the form that can be processed by the Transaction Layer of the receiving device. Figure 1-5 shows the conceptual flow of transaction level packet information through the layers.




Figure 1-5 Packet Flow Through the Layers

Note that a simpler form of packet communication is supported between two Data Link Layers (connected to the same Link) for the purpose of Link management.

1.5.1 Transaction Layer

The upper Layer of the architecture is the Transaction Layer. The Transaction Layer's primary responsibility is the assembly and disassembly of TLPs. TLPs are used to communicate transactions, such as read and write, as well as certain types of events. The Transaction Layer is also responsible for managing credit-based flow control for TLPs.

Every request packet requiring a response packet is implemented as a Split Transaction. Each packet has a unique identifier that enables response packets to be directed to the correct originator. The packet format supports different forms of addressing depending on the type of the transaction (Memory, I/O, Configuration, and Message). The Packets may also have attributes such as No Snoop, Relaxed Ordering, and ID-Based Ordering (IDO).

The Transaction Layer supports four address spaces: it includes the three PCI address spaces (memory, I/O, and configuration) and adds Message Space. This specification uses Message Space to support all prior sideband signals, such as interrupts, power-management requests, and so on, as in-band Message transactions. You could think of PCI Express Message transactions as "virtual wires" since their effect is to eliminate the wide array of sideband signals currently used in a platform implementation.

1.5.2 Data Link Layer

The middle Layer in the stack, the Data Link Layer, serves as an intermediate stage between the Transaction Layer and the Physical Layer. The primary responsibilities of the Data Link Layer include Link management and data integrity, including error detection and error correction.

The transmission side of the Data Link Layer accepts TLPs assembled by the Transaction Layer, calculates and applies a data protection code and TLP sequence number, and submits them to Physical Layer for transmission across the Link. The receiving Data Link Layer is responsible for checking the integrity of received TLPs and for submitting them to the Transaction Layer for further processing. On detection of TLP error(s), this Layer is responsible for requesting retransmission of TLPs until information is correctly received, or the Link is determined to have failed.

The Data Link Layer also generates and consumes packets that are used for Link management functions. To differentiate these packets from those used by the Transaction Layer (TLP), the term Data Link Layer Packet (DLLP) will be used when referring to packets that are generated and consumed at the Data Link Layer.

1.5.3 Physical Layer

The Physical Layer includes all circuitry for interface operation, including driver and input buffers, parallel-to-serial and serial-to-parallel conversion, PLL(s), and impedance matching circuitry. It also includes logical functions related to interface initialization and maintenance. The Physical Layer exchanges information with the Data Link Layer in an implementation-specific format. This Layer is responsible for converting information received from the Data Link Layer into an appropriate serialized format and transmitting it across the PCI Express Link at a frequency and width compatible with the device connected to the other side of the Link.

The PCI Express architecture has "hooks" to support future performance enhancements via speed upgrades and advanced encoding techniques. The future speeds, encoding techniques or media may only impact the Physical Layer definition.

1.5.4 Layer Functions and Services

1.5.4.1 Transaction Layer Services

The Transaction Layer, in the process of generating and receiving TLPs, exchanges Flow Control information with its complementary Transaction Layer on the other side of the Link. It is also responsible for supporting both software and hardware-initiated power management.

Initialization and configuration functions require the Transaction Layer to:

- · Store Link configuration information generated by the processor or management device
- Store Link capabilities generated by Physical Layer hardware negotiation of width and operational frequency

A Transaction Layer's Packet generation and processing services require it to:

- · Generate TLPs from device core Requests
- Convert received Request TLPs into Requests for the device core
- Convert received Completion Packets into a payload, or status information, deliverable to the core
- Detect unsupported TLPs and invoke appropriate mechanisms for handling them
- If end-to-end data integrity is supported, generate the end-to-end data integrity CRC and update the TLP header accordingly.

Flow Control services:

- The Transaction Layer tracks Flow Control credits for TLPs across the Link.
- Transaction credit status is periodically transmitted to the remote Transaction Layer using transport services of the Data Link Layer.
- Remote Flow Control information is used to throttle TLP transmission.

Ordering rules:

- PCI/PCI-X compliant producer/consumer ordering model
- · Extensions to support Relaxed Ordering
- Extensions to support ID-Based Ordering

Power management services:

- Software-controlled power management through mechanisms, as dictated by system software.
- · Hardware-controlled autonomous power management minimizes power during full-on power states.

Virtual Channels and Traffic Class:

- The combination of Virtual Channel mechanism and Traffic Class identification is provided to support differentiated services and QoS support for certain classes of applications.
- Virtual Channels: Virtual Channels provide a means to support multiple independent logical data flows over given common physical resources of the Link. Conceptually this involves multiplexing different data flows onto a single physical Link.

• Traffic Class: The Traffic Class is a Transaction Layer Packet label that is transmitted unmodified end-to-end through the fabric. At every service point (e.g., Switch) within the fabric, Traffic Class labels are used to apply appropriate servicing policies. Each Traffic Class label defines a unique ordering domain - no ordering guarantees are provided for packets that contain different Traffic Class labels.

1.5.4.2 Data Link Layer Services

The Data Link Layer is responsible for reliably exchanging information with its counterpart on the opposite side of the Link.

Initialization and power management services:

- Accept power state Requests from the Transaction Layer and convey to the Physical Layer
- Convey active/reset/disconnected/power managed state to the Transaction Layer

Data protection, error checking, and retry services:

- · CRC generation
- · Transmitted TLP storage for Data Link level retry
- · Error checking
- TLP acknowledgement and retry Messages
- · Error indication for error reporting and logging

1.5.4.3 Physical Layer Services

Interface initialization, maintenance control, and status tracking:

- Reset/Hot-Plug control/status
- · Interconnect power management
- · Width and Lane mapping negotiation
- Lane polarity inversion

Symbol and special Ordered Set generation:

- · 8b/10b encoding/decoding
- · Embedded clock tuning and alignment

Symbol transmission and alignment:

- · Transmission circuits
- · Reception circuits
- · Elastic buffer at receiving side
- Multi-Lane de-skew (for widths > x1) at receiving side

System Design For Testability (DFT) support features:

· Compliance pattern

• Modified Compliance pattern

1.5.4.4 Inter-Layer Interfaces

1.5.4.4.1 Transaction/Data Link Interface

The Transaction to Data Link interface provides:

- Byte or multi-byte data to be sent across the Link
 - Local TLP-transfer handshake mechanism
 - TLP boundary information
- Requested power state for the Link

The Data Link to Transaction interface provides:

- Byte or multi-byte data received from the PCI Express Link
- TLP framing information for the received byte
- Actual power state for the Link
- · Link status information

1.5.4.4.2 Data Link/Physical Interface

The Data Link to Physical interface provides:

- Byte or multi-byte wide data to be sent across the Link
 - Data transfer handshake mechanism
 - TLP and DLLP boundary information for bytes
- Requested power state for the Link

The Physical to Data Link interface provides:

- Byte or multi-byte wide data received from the PCI Express Link
- TLP and DLLP framing information for data
- · Indication of errors detected by the Physical Layer
- Actual power state for the Link
- · Connection status information




Figure 2-1 Layering Diagram Highlighting the Transaction Layer

At a high level, the key aspects of the Transaction Layer are:

- A pipelined full Split-Transaction protocol
- Mechanisms for differentiating the ordering and processing requirements of Transaction Layer Packets (TLPs)
- Credit-based flow control
- Optional support for data poisoning and end-to-end data integrity detection.

The Transaction Layer comprehends the following:

- · TLP construction and processing
- · Association of transaction-level mechanisms with device resources including:
 - Flow Control
 - Virtual Channel management

- · Rules for ordering and management of TLPs
 - PCI/PCI-X compatible ordering
 - Including Traffic Class differentiation

This chapter specifies the behaviors associated with the Transaction Layer.

2.1.1 Address Spaces, Transaction Types, and Usage

Transactions form the basis for information transfer between a Requester and Completer. Four address spaces are defined, and different Transaction types are defined, each with its own unique intended usage, as shown in Table 2-1.

Table 2-1 Transaction Types for Different Address Spaces

Address Space	Transaction Types	Basic Usage
Memory	Read Write	Transfer data to/from a memory-mapped location
I/O	Read Write	Transfer data to/from an I/O-mapped location
Configuration	Read Write	Device Function configuration/setup
Message Baseline (including Vendor-Defined)		From event signaling mechanism to general purpose messaging

Details about the rules associated with usage of these address formats and the associated TLP formats are described later in this chapter.

2.1.1.1 Memory Transactions

Memory Transactions include the following types:

- Read Request/Completion
- · Write Request
- AtomicOp Request/Completion

Memory Transactions use two different address formats:

Short Address Format: 32-bit addressLong Address Format: 64-bit address

Certain Memory Transactions can optionally have a PASID TLP Prefix containing the Process Address Space ID (PASID). See Section 6.20 for details.

2.1.1.2 I/O Transactions

PCI Express supports I/O Space for compatibility with legacy devices that require their use. Future revisions of this specification may deprecate the use of I/O Space. I/O Transactions include the following types:

- · Read Request/Completion
- · Write Request/Completion

I/O Transactions use a single address format:

· Short Address Format: 32-bit address

2.1.1.3 Configuration Transactions

Configuration Transactions are used to access configuration registers of Functions within devices.

Configuration Transactions include the following types:

- · Read Request/Completion
- · Write Request/Completion

2.1.1.4 Message Transactions

The Message Transactions, or simply Messages, are used to support in-band communication of events between devices.

In addition to specific Messages defined in this document, PCI Express provides support for vendor-defined Messages using specified Message codes. Except for Vendor-Defined Messages that use the PCI-SIG® Vendor ID (0001h), the definition of specific vendor-defined Messages is outside the scope of this document.

This specification establishes a standard framework within which vendors can specify their own Vendor-Defined Messages tailored to fit the specific requirements of their platforms (see Section 2.2.8.6).

Note that these vendor-defined Messages are not guaranteed to be interoperable with components from different vendors.

2.1.2 Packet Format Overview

Transactions consist of Requests and Completions, which are communicated using packets. Figure 2-2 shows a high level serialized view of a TLP, consisting of one or more optional TLP Prefixes, a TLP header, a data payload (for some types of packets), and an optional TLP Digest. Figure 2-3 shows a more detailed view of the TLP. The following sections of this chapter define the detailed structure of the packet headers and digest.




Figure 2-2 Serial View of a TLP

PCI Express conceptually transfers information as a serialized stream of bytes as shown in Figure 2-2. Note that at the byte level, information is transmitted/received over the interconnect with the left-most byte of the TLP as shown in

<u>Figure 2-2</u> being transmitted/received first (byte 0 if one or more optional TLP Prefixes are present else byte H). Refer to Section 4.2 for details on how individual bytes of the packet are encoded and transmitted over the physical media.

Detailed layouts of the TLP Prefix, TLP Header and TLP Digest (presented in generic form in <u>Figure 2-3</u>) are drawn with the lower numbered bytes on the left rather than on the right as has traditionally been depicted in other PCI specifications. The header layout is optimized for performance on a serialized interconnect, driven by the requirement that the most time critical information be transferred first. For example, within the TLP header, the most significant byte of the address field is transferred first so that it may be used for early address decode.




Figure 2-3 Generic TLP Format

Payload data within a TLP is depicted with the lowest addressed byte (byte J in Figure 2-3) shown to the upper left. Detailed layouts depicting data structure organization (such as the Configuration Space depictions in Chapter 7) retain the traditional PCI byte layout with the lowest addressed byte shown on the right. Regardless of depiction, all bytes are conceptually transmitted over the Link in increasing byte number order.

Depending on the type of a packet, the header for that packet will include some of the following types of fields:

- · Format of the packet
- · Type of the packet
- · Length for any associated data
- Transaction Descriptor, including:
 - Transaction ID
 - Attributes
 - Traffic Class
- Address/routing information

- Byte Enables
- · Message encoding
- · Completion status

2.2 Transaction Layer Protocol - Packet Definition

PCI Express uses a packet based protocol to exchange information between the Transaction Layers of the two components communicating with each other over the Link. PCI Express supports the following basic transaction types: Memory, I/O, Configuration, and Messages. Two addressing formats for Memory Requests are supported: 32 bit and 64 bit.

Transactions are carried using Requests and Completions. Completions are used only where required, for example, to return read data, or to acknowledge Completion of I/O and Configuration Write Transactions. Completions are associated with their corresponding Requests by the value in the Transaction ID field of the Packet header.

All TLP fields marked Reserved (sometimes abbreviated as R) must be filled with all 0's when a TLP is formed. Values in such fields must be ignored by Receivers and forwarded unmodified by Switches. Note that for certain fields there are both specified and Reserved values - the handling of Reserved values in these cases is specified separately for each case.

2.2.1 Common Packet Header Fields

All TLP prefixes and headers contain the following fields (see Figure 2-4):

- Fmt[2:0] Format of TLP (see Table 2-2) bits 7:5 of byte 0
- Type[4:0] Type of TLP bits 4:0 of byte 0




Figure 2-4 Fields Present in All TLPs

The Fmt field(s) indicates the presence of one or more TLP Prefixes and the Type field(s) indicates the associated TLP Prefix type(s).

The Fmt and Type fields of the TLP Header provide the information required to determine the size of the remaining part of the TLP Header, and if the packet contains a data payload following the header.

The Fmt, Type, TD, and Length fields of the TLP Header contain all information necessary to determine the overall size of the non-prefix portion of the TLP. The Type field, in addition to defining the type of the TLP also determines how the TLP is routed by a Switch. Different types of TLPs are discussed in more detail in the following sections.

- Permitted Fmt[2:0] and Type[4:0] field values are shown in .
 - All other encodings are Reserved (see Section 2.3).
- TC[2:0] Traffic Class (see Section 2.2.6.6) bits [6:4] of byte 1

- Lightweight Notification (LN) 1b indicates that a Memory Request is an LN Read or LN Write, or that a Completion is an LN Completion.
- TLP Hints (TH) 1b indicates the presence of TLP Processing Hints (TPH) in the TLP header and optional <u>TPH</u> TLP Prefix (if present) bit 0 of byte 1 (see Section 2.2.7.1)
- Attr[1:0] Attributes (see Section 2.2.6.3) bits [5:4] of byte 2
- Attr[2] Attribute (see Section 2.2.6.3) bit 2 of byte 1
- TD 1b indicates presence of TLP Digest in the form of a single Double Word (DW) at the end of the TLP (see Section 2.2.3) bit 7 of byte 2
- Error Poisoned (EP) indicates the TLP is poisoned (see Section 2.7) bit 6 of byte 2
- Length[9:0] Length of data payload in DW (see <u>Table 2-4</u>) bits 1:0 of byte 2 concatenated with bits 7:0 of byte 3
 - TLP data must be 4-byte naturally aligned and in increments of 4-byte DW.
 - Reserved for TLPs that do not contain or refer to data payloads, including Cpl, CplLk, and Messages (except as specified)




Figure 2-5 Fields Present in All TLP Headers

Table 2-2 Fmt[2:0] Field Values

Fmt[2:0]	Corresponding TLP Format	
000b	3 DW header, no data	
001b	4 DW header, no data	
010b	3 DW header, with data	
011b	4 DW header, with data	
100b	TLP Prefix	
	All encodings not shown above are Reserved (see Section 2.3).	

Table 2-3 Fmt[2:0] and Type[4:0] Field Encodings

TLP Type	Fmt [2:0] ³ (b)	Type [4:0] (b)	Description
MRd	000 001	0 0000	Memory Read Request
MRdLk	000 001	0 0001	Memory Read Request-Locked

 $^{3. \} Requests \ with two \ Fmt[2:0] \ values \ shown \ can \ use \ either \ 32 \ bits \ (the \ first \ value) \ or \ 64 \ bits \ (the \ second \ value) \ Addressing \ Packet \ formats.$

TLP Type	Fmt [2:0] (b)	Type [4:0] (b)	Description
MWr	010 011	0 0000	Memory Write Request
IORd	000	0 0010	I/O Read Request
IOWr	010	0 0010	I/O Write Request
CfgRd0	000	0 0100	Configuration Read Type 0
CfgWr0	010	0 0100	Configuration Write Type 0
CfgRd1	000	0 0101	Configuration Read Type 1
CfgWr1	010	0 0101	Configuration Write Type 1
TCfgRd	000	1 1011	Deprecated TLP Type ⁴
TCfgWr	010	1 1011	Deprecated TLP Type ⁵
Msg	001	1 0r ₂ r ₁ r ₀	Message Request - The sub-field r[2:0] specifies the Message routing mechanism (see <u>Table 2-17</u>).
MsgD	011	1 0r ₂ r ₁ r ₀	Message Request with data payload - The sub-field r[2:0] specifies the Message routing mechanism (see Table 2-17).
Cpl	000	0 1010	Completion without Data - Used for I/O and Configuration Write Completions with any Completion Status. Also used for AtomicOp Completions and Read Completions (I/O, Configuration, or Memory) with Completion Status other than Successful Completion.
CplD	010	0 1010	Completion with Data - Used for Memory, I/O, and Configuration Read Completions. Also used for AtomicOp Completions.
CplLk	000	0 1011	Completion for Locked Memory Read without Data - Used only in error case.
CplDLk	010	0 1011	Completion for Locked Memory Read - Otherwise like CplD.
FetchAdd	010 011	0 1100	Fetch and Add AtomicOp Request
Swap	010 011	0 1101	Unconditional Swap AtomicOp Request
CAS	010 011	0 1110	Compare and Swap AtomicOp Request
LPrfx	100	0 L ₃ L ₂ L ₁ L ₀	Local TLP Prefix - The sub-field L[3:0] specifies the Local TLP Prefix type (see Table 2-36).
EPrfx	100	1 E ₃ E ₂ E ₁ E ₀	End-End TLP Prefix - The sub-field E[3:0] specifies the End-End TLP Prefix type (see <u>Table 2-37</u>).
			All encodings not shown above are Reserved (see Section 2.3).

^{4.} Deprecated TLP Types: previously used for Trusted Configuration Space (TCS), which is no longer supported by this specification. If a Receiver does not implement TCS, the Receiver must treat such Requests as Malformed Packets.

^{5.} Deprecated TLP Types: previously used for Trusted Configuration Space (TCS), which is no longer supported by this specification. If a Receiver does not implement TCS, the Receiver must treat such Requests as Malformed Packets.

Table 2-4 Length[9:0] Field Encoding

Length[9:0]	Corresponding TLP Data Payload Size	
00 0000 0001b	1 DW	
00 0000 0010b	2 DW	
11 1111 1111b	1023 DW	
00 0000 0000b	1024 DW	

2.2.2 TLPs with Data Payloads - Rules

- Length is specified as an integral number of DW
- Length[9:0] is Reserved for all Messages except those that explicitly refer to a data length
 - Refer to the Message Code tables in Section 2.2.8.
- The Transmitter of a TLP with a data payload must not allow the data payload length as given by the TLP's Length field to exceed the length specified by the value in the Max_Payload_Size field of the Transmitter's Device Control register taken as an integral number of DW (see Section 7.5.3.4).
 - For ARI Devices, the Max_Payload_Size is determined solely by the setting in Function 0. The Max_Payload_Size settings in other Functions are ignored.
 - For an Upstream Port associated with a non-ARI Multi-Function Device (MFD) whose
 Max_Payload_Size settings are identical across all Functions, a transmitted TLP's data payload must not exceed the common Max_Payload_Size setting.
 - For an Upstream Port associated with a non-ARI MFD whose <u>Max_Payload_Size</u> settings are not identical across all Functions, a transmitted TLP's data payload must not exceed a <u>Max_Payload_Size</u> setting whose determination is implementation specific.
 - Transmitter implementations are encouraged to use the Max_Payload_Size setting from the Function that generated the transaction, or else the smallest Max_Payload_Size setting across all Functions.
 - Software should not set the Max_Payload_Size in different Functions to different values unless software is aware of the specific implementation.
 - Note: Max_Payload_Size applies only to TLPs with data payloads; Memory Read Requests are not restricted in length by Max_Payload_Size. The size of the Memory Read Request is controlled by the Length field.
- The size of the data payload of a Received TLP as given by the TLP's Length field must not exceed the length specified by the value in the Max_Payload_Size field of the Receiver's Device Control register taken as an integral number of DW (see Section 7.5.3.4).
 - Receivers must check for violations of this rule. If a Receiver determines that a TLP violates this rule, the TLP is a Malformed TLP.
 - This is a reported error associated with the Receiving Port (see Section 6.2).
 - For ARI Devices, the <u>Max_Payload_Size</u> is determined solely by the setting in Function 0. The <u>Max_Payload_Size</u> settings in other Functions are ignored.
 - For an Upstream Port associated with a non-ARI MFD whose <u>Max_Payload_Size</u> settings are identical
 across all Functions, the Receiver is required to check the TLP's data payload size against the
 common Max_Payload_Size setting.

- For an Upstream Port associated with a non-ARI MFD whose <u>Max_Payload_Size</u> settings are not identical across all Functions, the Receiver is required to check the TLP's data payload against a Max_Payload_Size setting whose determination is implementation specific.
 - Receiver implementations are encouraged to use the Max_Payload_Size setting from the Function targeted by the transaction, or else the largest Max_Payload_Size setting across all Functions.
 - Software should not set the Max_Payload_Size in different Functions to different values unless software is aware of the specific implementation.
- For TLPs, that include data, the value in the Length field and the actual amount of data included in the TLP must match.
 - Receivers must check for violations of this rule. If a Receiver determines that a TLP violates this rule, the TLP is a Malformed TLP.
 - This is a Reported Error associated with the Receiving Port (see Section 6.2).
- The value in the Length field applies only to data the TLP Digest is not included in the Length
- When a data payload associated with a byte address is included in a TLP other than an AtomicOp Request or an AtomicOp Completion, the first byte of data following the header corresponds to the byte address closest to zero and the succeeding bytes are in increasing byte address sequence.
 - Example: For a 16-byte write to location 100h, the first byte following the header would be the byte to be written to location 100h, and the second byte would be written to location 101h, and so on, with the final byte written to location 10Fh.
- The data payload in AtomicOp Requests and AtomicOp Completions must be formatted such that the first byte of data following the TLP header is the least significant byte of the first data value, and subsequent bytes of data are strictly increasing in significance. With Compare And Swap (CAS) Requests, the second data value immediately follows the first data value, and must be in the same format.
 - The endian format used by AtomicOp Completers to read and write data at the target location is implementation specific, and is permitted to be whatever the Completer determines is appropriate for the target memory (e.g., little endian, big endian, etc.) Endian format capability reporting and controls for AtomicOp Completers are outside the scope of this specification.
 - Little endian example: For a 64-bit (8-byte) Swap Request targeting location 100h with the target memory in little endian format, the first byte following the header is written to location 100h, the second byte is written to location 101h, and so on, with the final byte written to location 107h. Note that before performing the writes, the Completer first reads the target memory locations so it can return the original value in the Completion. The byte address correspondence to the data in the Completion is identical to that in the Request.
 - Big endian example: For a 64-bit (8-byte) Swap Request targeting location 100h with the target memory in big endian format, the first byte following the header is written to location 107h, the second byte is written to location 106h, and so on, with the final byte written to location 100h. Note that before performing the writes, the Completer first reads the target memory locations so it can return the original value in the Completion. The byte address correspondence to the data in the Completion is identical to that in the Request.
 - Figure 2-6 shows little endian and big endian examples of Completer target memory access for a 64-bit (8-byte) FetchAdd. The bytes in the operands and results are numbered 0-7, with byte 0 being least significant and byte 7 being most significant. In each case, the Completer fetches the target memory operand using the appropriate endian format. Next, AtomicOp compute logic in the Completer performs the FetchAdd operation using the original target memory value and the "add" value from the FetchAdd Request. Finally, the Completer stores the FetchAdd result back to target memory using the same endian format used for the fetch.




Figure 2-6 Examples of Completer Target Memory Access for FetchAdd

Endian Format Support by RC AtomicOp Completers

One key reason for permitting an AtomicOp Completer to access target memory using an endian format of its choice is so that PCI Express devices targeting host memory with AtomicOps can interoperate with host software that uses atomic operation instructions (or instruction sequences). Some host environments have limited endian format support with atomic operations, and by supporting the "right" endian format(s), an RC AtomicOp Completer may significantly improve interoperability.

For an RC with AtomicOp Completer capability on a platform supporting little-endian-only processors, there is little envisioned benefit for the RC AtomicOp Completer to support any endian format other than little endian. For an RC with AtomicOp Completer capability on a platform supporting bi-endian processors, there may be benefit in supporting both big endian and little endian formats, and perhaps having the endian format configurable for different regions of host memory.

There is no PCI Express requirement that an RC AtomicOp Completer support the host processor's "native" format (if there is one), nor is there necessarily significant benefit to doing so. For example, some processors can use load-link/store-conditional or similar instruction sequences to do atomic operations in non-native endian formats and thus not need the RC AtomicOp Completer to support alternative endian formats.

Maintaining Alignment in Data Payloads

Section 2.3.1.1 discusses rules for forming Read Completions respecting certain natural address boundaries. Memory Write performance can be significantly improved by respecting similar address boundaries in the formation of the Write Request. Specifically, forming Write Requests such that natural address boundaries of 64 or 128 bytes are respected will help to improve system performance.

2.2.3 TLP Digest Rules

- For any TLP, a value of 1b in the TD bit indicates the presence of the TLP Digest field including an end-to-end CRC (ECRC) value at the end of the TLP.
 - A TLP where the TD bit value does not correspond with the observed size (accounting for the data payload, if present) is a Malformed TLP.
 - This is a reported error associated with the Receiving Port (see Section 6.2).
- If an intermediate or ultimate PCI Express Receiver of the TLP does not support ECRC checking, the Receiver
 must ignore the TLP Digest⁶.
 - If the Receiver of the TLP supports ECRC checking, the Receiver interprets the value in the TLP Digest field as an ECRC value, according to the rules in Section 2.7.1.

2.2.4 Routing and Addressing Rules

There are three principal mechanisms for TLP routing: address, ID, and implicit. This section defines the rules for the address and ID routing mechanisms. Implicit routing is used only with Message Requests, and is covered in Section 2.2.8

2.2.4.1 Address-Based Routing Rules

- Address routing is used with Memory and I/O Requests.
- Two address formats are specified, a 64-bit format used with a 4 DW header (see <u>Figure 2-7</u>) and a 32-bit format used with a 3 DW header (see Figure 2-8).




Figure 2-7 64-bit Address Routing




Figure 2-8 32-bit Address Routing

- For Memory Read, Memory Write, and AtomicOp Requests, the Address Type (AT) field is encoded as shown in
 <u>Table 10-1</u>. For all other Requests, the AT field is Reserved unless explicitly stated otherwise. LN Reads and LN
 Writes have special requirements. See Section 6.21.5.
- If TH is Set, the PH field is encoded as shown in Table 2-15. If TH is Clear, the PH field is Reserved.
- Address mapping to the TLP header is shown in Table 2-5.

Table 2-5 Address Field Mapping

Address Bits	32-bit Addressing	64-bit Addressing
63:56	Not Applicable	Bits 7:0 of Byte 8
55:48	Not Applicable	Bits 7:0 of Byte 9
47:40	Not Applicable	Bits 7:0 of Byte 10
39:32	Not Applicable	Bits 7:0 of Byte 11
31:24	Bits 7:0 of Byte 8	Bits 7:0 of Byte 12
23:16	Bits 7:0 of Byte 9	Bits 7:0 of Byte 13
15:8	Bits 7:0 of Byte 10	Bits 7:0 of Byte 14
7:2	Bits 7:2 of Byte 11	Bits 7:2 of Byte 15

- Memory Read, Memory Write, and AtomicOp Requests can use either format.
 - For Addresses below 4 GB, Requesters must use the 32-bit format. The behavior of the Receiver is not specified if a 64-bit format request addressing below 4 GB (i.e., with the upper 32 bits of address all 0) is received.
- I/O Read Requests and I/O Write Requests use the 32-bit format.
- All agents must decode all address bits in the header address aliasing is not allowed.

Prevention of Address Aliasing

For correct software operation, full address decoding is required even in systems where it may be known to the system hardware architect/designer that fewer than 64 bits of address are actually meaningful in the system.

2.2.4.2 ID Based Routing Rules

- ID routing is used with Configuration Requests, with ID Routed Messages, and with Completions. This specification defines several Messages that are ID Routed (Table F-1). Other specifications are permitted to define additional ID Routed Messages.
- ID routing uses the Bus, Device, and Function Numbers (as applicable) to specify the destination for the TLP:
 - For non-ARI Routing IDs, Bus, Device, and (3-bit) Function Number to TLP header mapping is shown in Table 2-6, Figure 2-9, and Figure 2-11.
 - For ARI Routing IDs, the Bus and (8-bit) Function Number to TLP header mapping is shown in <u>Table</u> 2-7, Figure 2-10, and Figure 2-12.
- Two ID routing formats are specified, one used with a 4 DW header (see <u>Figure 2-9</u> and <u>Figure 2-10</u>) and one used with a 3 DW header (see Figure 2-12 and Figure 2-10).
 - Header field locations are the same for both formats (see Figure 2-5).

Table 2-6 Header Field Locations for non-ARI ID Routing

Field	Header Location
Bus Number[7:0]	Bits 7:0 of Byte 8
Device Number[4:0]	Bits 7:3 of Byte 9
Function Number[2:0]	Bits 2:0 of Byte 9

Table 2-7 Header Field Locations for ARI ID Routing

Field	Header Location
Bus Number[7:0]	Bits 7:0 of Byte 8
Function Number[7:0]	Bits 7:0 of Byte 9




Figure 2-9 Non-ARI ID Routing with 4 DW Header




Figure 2-10 ARI ID Routing with 4 DW Header




Figure 2-11 Non-ARI ID Routing with 3 DW Header




Figure 2-12 ARI ID Routing with 3 DW Header

2.2.5 First/Last DW Byte Enables Rules

Byte Enables are included with Memory, I/O, and Configuration Requests. This section defines the corresponding rules. Byte Enables, when present in the Request header, are located in byte 7 of the header (see Figure 2-13). For Memory Read Requests that have the TH bit Set, the Byte Enable fields are repurposed to carry the ST[7:0] field (refer to Section 2.2.7.1 for details), and values for the Byte Enables are implied as defined below. The TH bit must only be Set in Memory Read Requests when it is acceptable to complete those Requests as if all bytes for the requested data were enabled.

- For Memory Read Requests that have the TH bit Set, the following values are implied for the Byte Enables. See Section 2.2.7 for additional requirements.
 - If the Length field for this Request indicates a length of 1 DW, then the value for the First DW Byte Enables is implied to be 1111b and the value for the Last DW Byte Enables is implied to be 0000b.
 - If the Length field for this Request indicates a length of greater than 1 DW, then the value for the First DW Byte Enables and the Last DW Byte Enables is implied to be 1111b.

IMPLEMENTATION NOTE

Read Request with TPH to Non-Prefetchable Space

Memory Read Requests with the TH bit Set and that target Non-Prefetchable Memory Space should only be issued when it can be guaranteed that completion of such reads will not create undesirable side effects. See Section 7.5.1.2.1 for consideration of certain BARs that may have the Prefetchable bit Set even though they map some locations with read side-effects.




Figure 2-13 Location of Byte Enables in TLP Header

- The First DW BE[3:0] field contains Byte Enables for the first (or only) DW referenced by a Request.
 - If the Length field for a Request indicates a length of greater than 1 DW, this field must not equal 0000b.
- The Last DW BE[3:0] field contains Byte Enables for the last DW of a Request.
 - If the Length field for a Request indicates a length of 1 DW, this field must equal 0000b.
 - If the Length field for a Request indicates a length of greater than 1 DW, this field must not equal 0000b.
- For each bit of the Byte Enables fields:
 - a value of 0b indicates that the corresponding byte of data must not be written or, if non-prefetchable, must not be read at the Completer.
 - a value of 1b indicates that the corresponding byte of data must be written or read at the Completer.
- Non-contiguous Byte Enables (enabled bytes separated by non-enabled bytes) are permitted in the First DW BE field for all Requests with length of 1 DW.
 - Non-contiguous Byte Enable examples: 1010b, 0101b, 1001b, 1011b, 1101b
- Non-contiguous Byte Enables are permitted in both Byte Enables fields for Quad Word (QW) aligned Memory Requests with length of 2 DW (1 QW).
- All non-QW aligned Memory Requests with length of 2 DW (1 QW) and Memory Requests with length of 3 DW or more must enable only bytes that are contiguous with the data between the first and last DW of the Request.
 - Contiguous Byte Enables examples: First DW BE: 1100b, Last DW BE: 0011b

First DW BE: 1000b, Last DW BE: 0111b

• Table 2-8 shows the correspondence between the bits of the Byte Enables fields, their location in the Request header, and the corresponding bytes of the referenced data.

Table 2-8 Byte Enables Location and Correspondence

correspondence			
Byte Enables	Header Location	Affected Data Byte ⁷	
First DW BE[0]	Bit 0 of Byte 7	Byte 0	
First DW BE[1]	Bit 1 of Byte 7	Byte 1	
First DW BE[2]	Bit 2 of Byte 7	Byte 2	
First DW BE[3]	Bit 3 of Byte 7	Byte 3	
Last DW BE[0]	Bit 4 of Byte 7	Byte N-4	
Last DW BE[1]	Bit 5 of Byte 7	Byte N-3	
Last DW BE[2]	Bit 6 of Byte 7	Byte N-2	
Last DW BE[3]	Bit 7 of Byte 7	Byte N-1	

 A Write Request with a length of 1 DW with no bytes enabled is permitted, and has no effect at the Completer unless otherwise specified.

Zero-Length Write

A Memory Write Request of 1 DW with no bytes enabled, or "zero-length Write," may be used by devices under certain protocols, in order to achieve an intended side effect. One example is LN protocol. See Section 6.21.

- If a Read Request of 1 DW specifies that no bytes are enabled to be read (First DW BE[3:0] field = 0000b), the corresponding Completion must specify a Length of 1 DW, and include a data payload of 1 DW
 - The contents of the data payload within the Completion packet is unspecified and may be any value.
- Receiver/Completer behavior is undefined for a TLP violating the Byte Enables rules specified in this section.
- Receivers may optionally check for violations of the Byte Enables rules specified in this section. If a Receiver
 implementing such checks determines that a TLP violates one or more Byte Enables rules, the TLP is a
 Malformed TLP. These checks are independently optional (see Section 6.2.3.4).
 - If Byte Enables rules are checked, a violation is a reported error associated with the Receiving Port (see Section 6.2).

IMPLEMENTATION NOTE

Zero-Length Read

A Memory Read Request of 1 DW with no bytes enabled, or "zero-length Read," may be used by devices as a type of flush Request. For a Requester, the flush semantic allows a device to ensure that previously issued Posted Writes have been completed at their PCI Express destination. To be effective in all cases, the address for the zero-length Read must target the same device as the Posted Writes that are being flushed. One recommended approach is using the same address as one of the Posted Writes being flushed.

The flush semantic has wide application, and all Completers must implement the functionality associated with this semantic. Since a Requester may use the flush semantic without comprehending the characteristics of the Completer, Completers must ensure that zero-length reads do not have side-effects. This is really just a specific case of the rule that in a non-prefetchable space, non-enabled bytes must not be read at the Completer. Note that the flush applies only to traffic in the same Traffic Class as the zero-length Read.

2.2.6 Transaction Descriptor

2.2.6.1 Overview

The Transaction Descriptor is a mechanism for carrying Transaction information between the Requester and the Completer. Transaction Descriptors are composed of three fields:

- Transaction ID identifies outstanding Transactions
- Attributes field specifies characteristics of the Transaction
- Traffic Class (TC) field associates Transaction with type of required service

<u>Figure 2-14</u> shows the fields of the Transaction Descriptor. Note that these fields are shown together to highlight their relationship as parts of a single logical entity. The fields are not contiguous in the packet header.




Figure 2-14 Transaction Descriptor

2.2.6.2 Transaction Descriptor - Transaction ID Field

The Transaction ID field consists of two major sub-fields: Requester ID and Tag as shown in Figure 2-15.




Figure 2-15 Transaction ID

10-Bit Tag capability, introduced in [PCIe-4.0] increases the total Tag field size from 8 bits to 10 bits. The two additional Tag bits, Tag[8] (T8) and Tag[9] (T9), are not contiguous with other Tag[7:0] bits in the TLP Header. The two additional bits were Reserved in previous versions of this specification.

- Tag[9:0] is a 10-bit field generated by each Requester, and it must be unique for all outstanding Requests that require a Completion for that Requester. Requesters that do not support 10-Bit Tag Requester capability must set Tag[9:8] to 00b.
 - Functions⁸ (including those in Switches) that support 16.0 GT/s data rates or greater must support 10-Bit Tag Completer capability. If a Function supports 10-Bit Tag Completer capability, it may optionally support 10-Bit Tag Requester capability. See Section 7.5.3.15 and the "Considerations for Implementing 10-Bit Tag Capabilities" Implementation Note later in this section.
 - RCs containing elements that indicate support for 10-Bit Tag Completer capability must handle 10-Bit Tag Requests correctly by all registers and memory regions supported as targets of PCIe Requesters;
 e.g., host memory targeted by DMA Requests or MMIO regions in RCiEPs.
 - Each RP indicating support must handle such Requests received by its Ingress Port.

- Each RCiEP indicating support must handle such Requests coming from supported internal paths, including those coming through RPs.
- If an RC contains RCiEPs that indicate support for 10-Bit Tag Requester capability, the RC must handle 10-Bit Tag Requests from those RCiEPs correctly by all registers and memory regions supported as targets of those RCiEPs; e.g., host memory targeted by DMA Requests or MMIO regions in RCiEPs.
- Receivers/Completers must handle 8-bit Tag values correctly regardless of the setting of their Extended Tag Field Enable bit (see Section 7.5.3.4). Refer to the PCI Express to PCI/PCI-X Bridge Specification for details on the bridge handling of extended tags.
- Receivers/Completers that support 10-Bit Tag Completer capability must handle 10-Bit Tag values correctly, regardless of their 10-Bit Tag Requester Enable bit setting. See Section 7.5.3.16.
- 10-Bit Tag capability is not architected for PCI Express to PCI/PCI-X Bridges, and they must not indicate 10-Bit Tag Requester capability or 10-Bit Tag Completer capability.
- If the 10-Bit Tag Requester Enable bit is Clear and the Extended Tag Field Enable bit is Clear, the
 maximum number of outstanding Requests per Function shall be limited to 32, and only the lower 5
 bits of the Tag field are used with the remaining upper 5 bits required to be 0 0000b.
- If the 10-Bit Tag Requester Enable bit is Clear and the Extended Tag Field Enable bit is Set, the
 maximum is increased to 256, and only the lower 8 bits of the Tag field are used with the remaining
 upper 2 bits required to be 00b.
- If the 10-Bit Tag Requester Enable bit is Set, the maximum targeting a single Completer is increased up to 768. The Requester is permitted to use all 10 bits of the Tag field when sending 10-Bit Tag Requests to Completers it deems suitable, though the Requester is still permitted to send smaller-Tag Requests to other Completers. The following apply to 10-Bit Tag capable Requesters whose 10-Bit Tag Requester Enable bit is Set.
 - If an Endpoint⁹ supports sending Requests to other Endpoints (as opposed to host memory), the Endpoint must not send 10-Bit Tag Requests to another given Endpoint unless an implementation-specific mechanism determines that the Endpoint supports 10-Bit Tag Completer capability. Not sending 10-Bit Tag Requests to other Endpoints at all may be acceptable for some implementations. More sophisticated mechanisms are outside the scope of this specification.
 - If a PIO Requester has 10-Bit Tag Requester capability, how the Requester determines when to use 10-Bit Tags versus smaller Tags is outside the scope of this specification.
 - With 10-Bit Tags, valid Tag[9:8] values are 01b, 10b, or 11b. 10-Bit Tag values with Tag[9:8] equal to 00b are invalid, and must not be generated by the Requester. This enables a Requester to determine if a Completion it receives that should have a 10-Bit Tag contains an invalid one, usually caused by the Completer not supporting 10-Bit Tag Completer capability.
 - If a Requester sends a 10-Bit Tag Request to a Completer that lacks 10-Bit Completer capability, the returned Completion(s) will have Tags with Tag[9:8] equal to 00b. Since the Requester is forbidden to generate these Tag values for 10-Bit Tags, such Completions will be handled as Unexpected Completions 10, which by default are Advisory Non-Fatal Errors. The Requester must follow standard PCI Express error handling requirements.
 - When a Requester handles a Completion with an invalid 10-Bit Tag as an Unexpected Completion, the original Request will likely incur a Completion Timeout. If the Requester handles the Completion Timeout condition in some device-specific manner that avoids data corruption, the Requester is permitted to suppress handling the Completion Timeout by standard PCI Express error handling mechanisms as required otherwise.

- If a Requester supports sending 10-Bit Tag Requests to some Completers and smaller-Tag Requests to other Completers concurrently, the Requester must honor the Extended Tag Field Enable bit setting for the smaller-Tag Requests. That is, if the bit is Clear, only the lower 5 bits of the Tag field may be non-zero; if the bit is Set, only the lower 8 bits of the Tag field may be non-zero.
- If a Requester supports sending 10-Bit Tag Requests to some Completers and smaller-Tag
 Requests to other Completers concurrently, the Requester must ensure that no outstanding
 10-Bit Tags can alias to an outstanding smaller Tag if any 10-Bit Tag Request is completed
 by a Completer that lacks 10-Bit Tag Completer capability. See the "Using 10-Bit Tags and
 Smaller Tags Concurrently" Implementation Note later in this section.
- The default value of the Extended Tag Field Enable bit is implementation specific. The default value of the 10-Bit Tag Requester Enable bit is 0b.
- Receiver/Completer behavior is undefined if multiple uncompleted Requests are issued non-unique Tag values.
- If Phantom Function Numbers are used to extend the number of outstanding requests, the combination of the Phantom Function Number and the Tag field must be unique for all outstanding Requests that require a Completion for that Requester.
- For Posted Requests, the Tag [9:8] field is Reserved.
- For Posted Requests with the TH bit Set, the Tag[7:0] field is repurposed for the ST[7:0] field (refer to Section 2.2.7.1 for details). For Posted Requests with the TH bit Clear, the Tag[7:0] field is undefined and may contain any value. (Refer to Table F-1 for exceptions to this rule for certain Vendor_Defined Messages.)
 - For Posted Requests with the TH field Clear, the value in the Tag[7:0] field must not affect Receiver processing of the Request.
 - For Posted Requests with the TH bit Set, the value in the ST[7:0] field may affect Completer processing of the Request (refer to 2.2.7.1 for details).
- Requester ID and Tag combined form a global identifier, i.e., Transaction ID for each Transaction within a Hierarchy.
- Transaction ID is included with all Requests and Completions.
- The Requester ID is a 16-bit value that is unique for every PCI Express Function within a Hierarchy.
- Functions must capture the Bus and Device Numbers¹¹ supplied with all Type 0 Configuration Write Requests completed by the Function and supply these numbers in the Bus and Device Number fields of the Requester ID¹² for all Requests initiated by the Device/Function. It is recommended that Numbers are captured for successfully completed Requests only.

Exception: The assignment of Bus and Device Numbers to the Devices within a Root Complex, and Device Numbers to the Downstream Ports within a Switch, may be done in an implementation specific way.

Note that the Bus Number and Device Number¹³ may be changed at run time, and so it is necessary to re-capture this information with each and every Configuration Write Request.

It is recommended that Configuration Write Requests addressed to unimplemented Functions not affect captured Bus and Device Numbers.

• When generating Requests on their own behalf (for example, for error reporting), Switches must use the Requester ID associated with the primary side of the bridge logically associated with the Port (see Section 7.1) causing the Request generation.

^{11.} In ARI Devices, Functions are only required to capture the Bus Number. ARI Devices are permitted to retain the captured Bus Number on either a per-Device or a per-Function basis. If the captured Bus Number is retained on a per-Device basis, all Functions are required to update and use the common Bus Number.

^{12.} An ARI Requester ID does not contain a Device Number field. See Section 2.2.4.2.

^{13.} With ARI Devices, only the Bus Number can change.

- Prior to the initial Configuration Write to a Function, the Function is not permitted to initiate Non-Posted Requests. (A valid Requester ID is required to properly route the resulting completions.)
 - Exception: Functions within a Root Complex are permitted to initiate Requests prior to software-initiated configuration for accesses to system boot device(s).
 Note that this rule and the exception are consistent with the existing PCI model for system initialization and configuration.
- Each Function associated with a Device must be designed to respond to a unique Function Number for Configuration Requests addressing that Device. Note: Each non-ARI Device may contain up to eight Functions. Each ARI Device may contain up to 256 Functions.
- A Switch must forward Requests without modifying the Transaction ID.
- In some circumstances, a PCI Express to PCI/PCI-X Bridge is required to generate Transaction IDs for requests it forwards from a PCI or PCI-X bus.

Increasing the Number of Outstanding Requests using Phantom Functions

To increase the maximum possible number of outstanding Requests requiring Completion beyond that possible using Tag bits alone, a device may, if the Phantom Functions Enable bit is Set (see Section 7.5.3.4), use Function Numbers not assigned to implemented Functions to logically extend the Tag identifier. For a single-Function Device, this can allow up to an 8-fold increase in the maximum number of outstanding Requests.

Unclaimed Function Numbers are referred to as Phantom Function Numbers.

Phantom Functions have a number of architectural limitations, including a lack of support by ARI Devices, <u>Virtual Functions</u> (VFs), and Physical Functions (PFs) when VFs are enabled. In addition, Address Translation Services (ATS) and <u>ID-Based Ordering</u> (IDO) do not comprehend Phantom Functions. Thus, for many implementations, the use of 10-Bit Tags is a better way to increase the number of outstanding Non-Posted Requests.

Considerations for Implementing 10-Bit Tag Capabilities

The use of 10-Bit Tags enables a Requester to increase its number of outstanding Non-Posted Requests (NPRs) from 256 to 768, which for very high rates of NPRs can avoid Tag availability from becoming a bottleneck. The following formula gives the basic relationship between payload bandwidth, number of outstanding NPRs, and other factors:

BW = S * N / RTT, where

BW = payload bandwidth

S = transaction payload size

N = number of outstanding NPRs

RTT = transaction round-trip time

Generally only high-speed Requesters on high-speed Links using relatively small transactions will benefit from increasing their number of outstanding NPRs beyond 256, although this can also help maintain performance in configurations where the transaction round-trip time is high.

In configurations where a Requester with 10-Bit Tag Requester capability needs to target multiple Completers, one needs to ensure that the Requester sends 10-Bit Tag Requests only to Completers that have 10-Bit Tag Completer capability. This is greatly simplified if all Completers have this capability.

For general industry enablement of 10-Bit Tags, it is highly recommended that all Functions¹⁴ support 10-Bit Tag Completer capability. With new implementations, Completers that don't need to operate on higher numbers of NPRs concurrently themselves can generally track 10-Bit Tags internally and return them in Completions with modest incremental investment.

Completers that actually process higher numbers of NPRs concurrently may require substantial additional hardware resources, but the full performance benefits of 10-Bit Tags generally can't be realized unless Completers actually do process higher numbers of NPRs concurrently.

For platforms where the RC supports 10-Bit Tag Completer capability, it is highly recommended for platform firmware or operating software that configures PCIe hierarchies to Set the 10-Bit Tag Requester Enable bit automatically in Endpoints with 10-Bit Tag Requester capability. This enables the important class of 10-Bit Tag capable adapters that send Memory Read Requests only to host memory.

For Endpoints other than RCiEPs, one can determine if the RC supports 10-Bit Tag Completer capability for each one by checking the 10-Bit Tag Completer Supported bit in its associated RP. RCiEPs have no associated RP, so for this reason they are not permitted to have their 10-Bit Tag Requester Supported bit Set unless the RC supports 10-Bit Tag Completer capability for them. Thus, software does not need to perform a separate check for RCiEPs.

Switches that lack 10-Bit Tag Completer capability are still able to forward NPRs and Completions carrying 10-Bit Tags correctly, since the two new Tag bits are in TLP Header bits that were formerly Reserved, and Switches are required to forward Reserved TLP Header bits without modification. However, if such a Switch detects an error with an NPR carrying a 10-Bit Tag, and that Switch handles the error by acting as the Completer for the NPR, the resulting Completion will have an invalid 10-Bit Tag. Thus, it is strongly recommended that Switches between any components using 10-Bit Tags support 10-Bit Tag Completer capability. Note that Switches supporting 16.0 GT/s data rates or greater must support 10-Bit Tag Completer capability.

For configurations where a Requester with 10-Bit Tag Requester capability targets Completers where some do and some do not have 10-Bit Tag Completer capability, how the Requester determines which NPRs include 10-Bit Tags is outside the scope of this specification.

Using 10-Bit Tags and Smaller Tags Concurrently

As stated earlier in this section, if a Requester supports sending 10-Bit Tag Requests to some Completers and smaller-Tag Requests to other Completers concurrently, the Requester must ensure that no outstanding 10-Bit Tags can alias to an outstanding smaller Tag if any 10-Bit Tag Request is completed by a Completer that lacks 10-Bit Tag Completer capability.

One implementation approach is to have the Requester partition its 8-bit Tag space into 2 regions: one that will only be used for smaller Tags (8-bit or 5-bit Tags), and one that will only be used for the lower 8 bits of 10-Bit Tags. Note that this forces a tradeoff between the Tag space available for 10-Bit Tags and smaller Tags.

For example, if a Requester partitions its 8-bit Tag space to use only the lowest 4 bits for smaller Tags, this supports up to 16 outstanding smaller Tags, and it reduces the 10-Bit Tag space by 3*16 values, supporting 768-48=720 outstanding 10-bit Tags. Many other partitioning options are possible, all of which reduce the total number of outstanding Requests. In general, reserving N values for smaller Tags reduces 10-Bit Tag space by 3*N values, and the total for smaller Tags plus 10-Bit Tags ends up being 768 - 2*N.

2.2.6.3 Transaction Descriptor - Attributes Field

The Attributes field is used to provide additional information that allows modification of the default handling of Transactions. These modifications apply to different aspects of handling the Transactions within the system, such as:

- Ordering
- Hardware coherency management (snoop)

Note that attributes are hints that allow for optimizations in the handling of traffic. Level of support is dependent on target applications of particular PCI Express peripherals and platform building blocks. Refer to PCI-X 2.0 for additional details regarding these attributes. Note that attribute bit 2 is not adjacent to bits 1 and 0 (see Figure 2-17 and Figure 2-18).




Figure 2-16 Attributes Field of Transaction Descriptor

2.2.6.4 Relaxed Ordering and ID-Based Ordering Attributes

Table 2-9 defines the states of the Relaxed Ordering and ID-Based Ordering attribute fields. These attributes are discussed in Section 2.4. Note that Relaxed Ordering and ID-Based Ordering attributes are not adjacent in location (see Figure 2-5).

Table 2-9 Ordering Attributes

Attribute Bit [2]	Attribute Bit	Ordering Type	Ordering Model
0	0	Default Ordering	PCI Strongly Ordered Model
0	1	Relaxed Ordering	PCI-X Relaxed Ordering Model
1	0	ID-Based Ordering	Independent ordering based on Requester/Completer ID
1	1	Relaxed Ordering plus ID-Based Ordering	Logical "OR" of Relaxed Ordering and IDO

Attribute bit [1] is not applicable and must be Clear for Configuration Requests, I/O Requests, Memory Requests that are Message Signaled Interrupts, and Message Requests (except where specifically permitted).

Attribute bit [2], IDO, is Reserved for Configuration Requests and I/O Requests. IDO is not Reserved for all Memory Requests, including Message Signaled Interrupts (MSI/MSI-X). IDO is not Reserved for Message Requests unless specifically prohibited. A Requester is permitted to Set IDO only if the IDO Request Enable bit in the Device Control 2 register is Set.

The value of the IDO bit must not be considered by Receivers when determining if a TLP is a Malformed Packet.

A Completer is permitted to Set IDO only if the IDO Completion Enable bit in the Device Control 2 register is Set. It is not required to copy the value of IDO from the Request into the Completion(s) for that Request. If the Completer has IDO enabled, it is recommended that the Completer set IDO for all Completions, unless there is a specific reason not to (see Appendix E).

A Root Complex that supports forwarding TLPs peer-to-peer between Root Ports is not required to preserve the IDO bit from the Ingress to Egress Port.

2.2.6.5 No Snoop Attribute

<u>Table 2-10</u> defines the states of the <u>No Snoop</u> attribute field. Note that the <u>No Snoop</u> attribute does not alter Transaction ordering.

Table 2-10 Cache Coherency Management Attribute

No Snoop Attribute (b)	Cache Coherency Management Type	Coherency Model
0	Default	Hardware enforced cache coherency expected
1	No Snoop	Hardware enforced cache coherency not expected

This attribute is not applicable and must be Clear for Configuration Requests, I/O Requests, Memory Requests that are Message Signaled Interrupts, and Message Requests (except where specifically permitted).

2.2.6.6 Transaction Descriptor - Traffic Class Field

The Traffic Class (TC) is a 3-bit field that allows differentiation of transactions into eight traffic classes.

Together with the PCI Express Virtual Channel support, the TC mechanism is a fundamental element for enabling differentiated traffic servicing. Every PCI Express Transaction Layer Packet uses TC information as an Invariant label that is carried end to end within the PCI Express fabric. As the packet traverses across the fabric, this information is used at every Link and within each Switch element to make decisions with regards to proper servicing of the traffic. A key aspect of servicing is the routing of the packets based on their TC labels through corresponding Virtual Channels. Section 2.5 covers the details of the VC mechanism.

Table 2-11 defines the TC encodings.

Table 2-11 Definition of TC Field Encodings

Table 2 11 Definition of Terricia Encourings		
TC Field Value (b)	Definition	
000	TC0: Best Effort service class (General Purpose I/O) (Default TC - must be supported by every PCI Express device)	
001 to 111	TC1 toTC7: Differentiated service classes (Differentiation based on Weighted-Round-Robin (WRR) and/or priority)	

It is up to the system software to determine TC labeling and TC/VC mapping in order to provide differentiated services that meet target platform requirements.

The concept of Traffic Class applies only within the PCI Express interconnect fabric. Specific requirements of how PCI Express TC service policies are translated into policies on non-PCI Express interconnects is outside of the scope of this specification.

2.2.7 Memory, I/O, and Configuration Request Rules

The following rule applies to all Memory, I/O, and Configuration Requests. Additional rules specific to each type of Request follow.

- All Memory, I/O, and Configuration Requests include the following fields in addition to the common header fields:
 - \circ Requester ID[15:0] and Tag[9:0], forming the Transaction ID.
 - Last DW BE[3:0] and First DW BE[3:0]. For Memory Read Requests and AtomicOp Requests with the TH bit Set, the byte location for the Last DW BE[3:0] and First DW BE [3:0] fields in the header are repurposed to carry ST[7:0] field. For Memory Read Requests with the TH bit Clear, see Section 2.2.5 for First/Last DW Byte Enable Rules. For AtomicOp Requests with TH bit Set, the values for the DW BE fields are implied to be Reserved. For AtomicOp Requests with TH bit Clear, the DW BE fields are Reserved.

For Memory Requests, the following rules apply:

• Memory Requests route by address, using either 64-bit or 32-bit Addressing (see Figure 2-17 and Figure 2-18).

- For Memory Read Requests, Length must not exceed the value specified by Max_Read_Request_Size (see Section 7.5.3.4).
- For AtomicOp Requests, architected operand sizes and their associated Length field values are specified in Table 2-12. If a Completer supports AtomicOps, the following rules apply. The Completer must check the Length field value. If the value does not match an architected value, the Completer must handle the TLP as a Malformed TLP. Otherwise, if the value does not match an operand size that the Completer supports, the Completer must handle the TLP as an Unsupported Request (UR). This is a reported error associated with the Receiving Port (see Section 6.2).

Table 2-12 Length Field Values for AtomicOp Requests

AtomicOn Dogwood	Length Field Value for Architected Operand Sizes		
AtomicOp Request	32 Bits	64 Bits	128 Bits
FetchAdd, Swap	1 DW	2 DW	N/A
CAS	2 DW	4 DW	8 DW

- A FetchAdd Request contains one operand, the "add" value.
- A Swap Request contains one operand, the "swap" value.
- A CAS Request contains two operands. The first in the data area is the "compare" value, and the second is the "swap" value.
- For AtomicOp Requests, the Address must be naturally aligned with the operand size. The Completer must check for violations of this rule. If a TLP violates this rule, the TLP is a Malformed TLP. This is a reported error associated with the Receiving Port (see Section 6.2).
- Requests must not specify an Address/Length combination that causes a Memory Space access to cross a 4-KB boundary.
 - Receivers may optionally check for violations of this rule. If a Receiver implementing this check determines that a TLP violates this rule, the TLP is a Malformed TLP.
 - If checked, this is a reported error associated with the Receiving Port (see Section 6.2).
 - For AtomicOp Requests, the mandatory Completer check for natural alignment of the Address (see above) already guarantees that the access will not cross a 4-KB boundary, so a separate 4-KB boundary check is not necessary.
 - If a 4-KB boundary check is performed for AtomicOp CAS Requests, this check must comprehend that the TLP Length value is based on the size of two operands, whereas the access to Memory Space is based on the size of one operand.




Figure 2-17 Request Header Format for 64-bit Addressing of Memory




Figure 2-18 Request Header Format for 32-bit Addressing of Memory

Generation of 64-bit Addresses

It is strongly recommended that PCI Express Endpoints be capable of generating the full range of 64-bit addresses. However, if a PCI Express Endpoint supports a smaller address range, and is unable to reach the full address range required by a given platform environment, the corresponding device driver must ensure that all Memory Transaction target buffers fall within the address range supported by the Endpoint. The exact means of ensuring this is platform and operating system specific, and beyond the scope of this specification.

For I/O Requests, the following rules apply:

- I/O Requests route by address, using 32-bit Addressing (see Figure 2-19)
- I/O Requests have the following restrictions:
 - TC[2:0] must be 000b
 - LN is not applicable to I/O Requests and the bit is Reserved
 - TH is not applicable to I/O Request and the bit is Reserved
 - Attr[2] is Reserved
 - Attr[1:0] must be 00b
 - $\circ~$ AT[1:0] must be 00b. Receivers are not required or encouraged to check this.

- Length[9:0] must be 00 0000 0001b
- Last DW BE[3:0] must be 0000b

Receivers may optionally check for violations of these rules (but must not check Reserved bits). These checks are independently optional (see <u>Section 6.2.3.4</u>). If a Receiver implementing these checks determines that a TLP violates these rules, the TLP is a Malformed TLP.

• If checked, this is a reported error associated with the Receiving Port (see Section 6.2).




Figure 2-19 Request Header Format for I/O Transactions

For Configuration Requests, the following rules apply:

- Configuration Requests route by ID, and use a 3 DW header.
- In addition to the header fields included in all Memory, I/O, and Configuration Requests and the ID routing fields, Configuration Requests contain the following additional fields (see Figure 2-20).
 - Register Number[5:0]
 - Extended Register Number[3:0]
- Configuration Requests have the following restrictions:
 - TC[2:0] must be 000b
 - LN is not applicable to Configuration Requests and the bit is Reserved
 - TH is not applicable to Configuration Requests and the bit is Reserved
 - Attr[2] is Reserved
 - Attr[1:0] must be 00b
 - AT[1:0] must be 00b. Receivers are not required or encouraged to check this.
 - Length[9:0] must be 00 0000 0001b
 - Last DW BE[3:0] must be 0000b

Receivers may optionally check for violations of these rules (but must not check reserved bits). These checks are independently optional (see Section 6.2.3.4). If a Receiver implementing these checks determines that a TLP violates these rules, the TLP is a Malformed TLP.

If checked, this is a reported error associated with the Receiving Port (see Section 6.2).




Figure 2-20 Request Header Format for Configuration Transactions

MSI/MSI-X mechanisms use Memory Write Requests to represent interrupt Messages (see Section 6.1.4). The Request format used for MSI/MSI-X transactions is identical to the Memory Write Request format defined above, and MSI/MSI-X Requests are indistinguishable from memory writes with regard to ordering, Flow Control, and data integrity.

2.2.7.1 TPH Rules

• Two formats are specified for TPH. The Baseline TPH format (see Figure 2-22 and Figure 2-23) must be used for all Requests that provide TPH. The format with the optional TPH TLP Prefix extends the TPH fields (see Figure 2-21) to provide additional bits for the Steering Tag (ST) field.




Figure 2-21 TPH TLP Prefix

- The optional TPH TLP Prefix is used to extend the TPH fields.
 - The presence of a TPH TLP Prefix is determined by decoding byte 0.

Table 2-13 TPH TLP Prefix
Bit Mapping

Fields TPH TLP Prefix

ST(15:8) Bits 7:0 of byte 1

Reserved Bits 7:0 of byte 2

Reserved Bits 7:0 of byte 3

• For Requests that target Memory Space, a value of 1b in the TH bit indicates the presence of TPH in the TLP header and optional TPH TLP Prefix (if present).

- The TH bit must be Set for Requests that provide TPH.
- $\circ~$ The TH bit must be Set for Requests with a TPH TLP Prefix.

- When the TH bit is Clear, the PH field is Reserved.
- The TH bit and the PH field are not applicable and are Reserved for all other Requests.
- The Processing Hints (PH) fields mapping is shown in Figure 2-22, Figure 2-23 and Table 2-14.




Figure 2-22 Location of PH[1:0] in a 4 DW Request Header




Figure 2-23 Location of PH[1:0] in a 3 DW Request Header

Table 2-14 Loca	ation of PH[1:0] in TLP	
Header		

	Hedde	1
PH 32-bit Addressing		64-bit Addressing
1:0	Bits 1:0 of Byte 11	Bits 1:0 of Byte 15

• The PH[1:0] field provides information about the data access patterns and is defined as described in Table 2-15

Table 2-15 Processing Hint Encoding

PH[1:0] (b)	Processing Hint	Description
00	Bi-directional data structure	Indicates frequent read and/or write access to data by Host and device
01	Requester	Indicates frequent read and/or write access to data by device
10	Target	Indicates frequent read and/or write access to data by Host

PH[1:0] (b)	Processing Hint	Description
11	Target with Priority	Indicates frequent read and/or write access by Host and indicates high temporal locality for accessed data

The Steering Tag (ST) fields are mapped to the TLP header as shown in Figure 2-24, Figure 2-25 and Table 2-16.




Figure 2-24 Location of ST[7:0] in the Memory Write Request Header




Figure 2-25 Location of ST[7:0] in Memory Read and AtomicOp Request Headers

Table 2-16 Location of ST[7:0] in TLP Headers						
Memory Write Request	Memory Read Request or AtomicOp Re					

ST Bits	Memory Write Request	Memory Read Request or AtomicOp Request
7:0	Bits 7:0 of Byte 6	Bits 7:0 of Byte 7

- ST[7:0] field carries the Steering Tag value
 - A value of all zeroes indicates no Steering Tag preference
 - A total of 255 unique Steering Tag values are provided
- A Function that does not support the TPH Completer or Routing capability and receives a transaction with the TH bit Set is required to ignore the TH bit and handle the Request in the same way as Requests of the same transaction type without the TH bit Set.

2.2.8 Message Request Rules

This document defines the following groups of Messages:

- INTx Interrupt Signaling
- · Power Management
- · Error Signaling

- Locked Transaction Support
- · Slot Power Limit Support
- · Vendor-Defined Messages
- Latency Tolerance Reporting (LTR) Messages
- · Optimized Buffer Flush/Fill (OBFF) Messages
- Device Readiness Status (DRS) Messages
- Function Readiness Status (FRS) Messages
- · Precision Time Measurement (PTM) Messages

The following rules apply to all Message Requests. Additional rules specific to each type of Message follow.

- All Message Requests include the following fields in addition to the common header fields (see Figure 2-37):
 - Requester ID[15:0] and Tag[9:0], forming the Transaction ID.
 - Message Code[7:0] Specifies the particular Message embodied in the Request.
- All Message Requests use the Msg or MsgD Type field encoding.
- The Message Code field must be fully decoded (Message aliasing is not permitted).
- The Attr[2] field is not Reserved unless specifically indicated as Reserved.
- Except as noted, the Attr[1:0] field is Reserved.
- LN is not applicable to Message Requests and the bit is Reserved.
- Except as noted, TH is not applicable to Message Requests and the bit is Reserved.
- AT[1:0] must be 00b. Receivers are not required or encouraged to check this.
- · Except as noted, bytes 8 through 15 are Reserved.
- Message Requests are posted and do not require Completion.
- Message Requests follow the same ordering rules as Memory Write Requests.

Many types of Messages, including Vendor-Defined Messages, are potentially usable in non-D0 states, and it is strongly recommended that the handling of Messages by Ports be the same when the Port's Bridge Function is in D1, D2, and D3_{Hot} as it is in D0. It is strongly recommended that Type 0 Functions support the generation and reception of Messages in non-D0 states.




Figure 2-26 Message Request Header

In addition to address and ID routing, Messages support several other routing mechanisms. These mechanisms are referred to as "implicit" because no address or ID specifies the destination, but rather the destination is implied by the routing type. The following rules cover Message routing mechanisms:

- Message routing is determined using the r[2:0] sub-field of the Type field
 - Message Routing r[2:0] values are defined in Table 2-17
 - Permitted values are defined in the following sections for each Message

Table 2-17 Message Routing

Tuble 2-11 Message Routing								
r[2:0] (b)	Description	Bytes 8 to 15 ¹⁵						
000	Routed to Root Complex	Reserved						
001	Routed by Address ¹⁶	Address						
010	Routed by ID	See Section 2.2.4.2						
011	Broadcast from Root Complex	Reserved						
100	Local - Terminate at Receiver	Reserved						
101	Gathered and routed to Root Complex ¹⁷	Reserved						
110 to 111	Reserved - Terminate at Receiver	Reserved						

2.2.8.1 INTx Interrupt Signaling - Rules

A Message Signaled Interrupt (MSI or MSI-X) is the preferred interrupt signaling mechanism in PCI Express (see Section 6.1). However, in some systems, there may be Functions that cannot support the MSI or MSI-X mechanisms. The INTx virtual wire interrupt signaling mechanism is used to support Legacy Endpoints and PCI Express/PCI(-X) Bridges in cases where the MSI or MSI-X mechanisms cannot be used. Switches must support this mechanism. The following rules apply to the INTx Interrupt Signaling mechanism:

- The INTx mechanism uses eight distinct Messages (see Table 2-18).
- Assert_INTx/Deassert_INTx Messages do not include a data payload (TLP Type is Msg).
- · The Length field is Reserved.
- With Assert_INTx/Deassert_INTx Messages, the Function Number field in the Requester ID must be 0. Note that the Function Number field is a different size for non-ARI and ARI Requester IDs.
- Assert_INTx/Deassert_INTx Messages are only issued by Upstream Ports.
 - Receivers may optionally check for violations of this rule. If a Receiver implementing this check determines that an Assert_INTx/Deassert_INTx violates this rule, it must handle the TLP as a Malformed TLP.
 - This is a reported error associated with the Receiving Port (see Section 6.2).
- Assert_INTx and Deassert_INTx interrupt Messages must use the default Traffic Class designator (TC0). Receivers must check for violations of this rule. If a Receiver determines that a TLP violates this rule, it must handle the TLP as a Malformed TLP.
 - This is a reported error associated with the Receiving Port (see Section 6.2).

^{15.} Except as noted, e.g., Vendor_Defined Messages.

^{16.} Note that no Messages defined in this document use Address routing.

^{17.} This routing type is used only for $\underline{\sf PME_TO_Ack}$, and is described in Section 5.3.3.2.1 .

Table 2-18 INTx Mechanism Messages

			Tabl	e 2-1	18 IN	Tx M	echanism Messages
Name	Code[7:0]	Routing r[2:0] (b)		Supp	ort ¹⁸		Description/Comments
Name	(b)		RC	Ер	Sw	Br	Description/Comments
			All:				Assert INTA virtual wire
A	0010	100	r		tr		Note: These Messages are used for Conventional PCI-compatible
Assert_INTA	0000	100	As F	As Required:			INTx emulation.
				t		t	
				А	ll:		Assert INTB virtual wire
Assert_INTB	0010	100	r		tr		
ASSEIT_INTD	0001	100	As F	Requi	red:		
				t		t	
				Α	ll:		Assert INTC virtual wire
Assert_INTC	0010	100	r		tr		
Assert_INTC	0010	100	As F	As Required:			
				t		t	
	0010	1 100		All:			Assert INTD virtual wire
Assert_INTD			r		tr		
Assert_INTD	0011		As F	As Required:			
				t		t	
			All:				Deassert INTA virtual wire
Deassert_INTA	0010	100	r		tr		
Deassert_INTA	0100	100	As F	As Required:			
				t		t	
				A	ll:		Deassert INTB virtual wire
Deassert_INTB	0010	100	r		tr		
Deassert_INTD	0101	100	As F	Requi	red:		
				t		t	
				All:			Deassert INTC virtual wire
Deassert_INTC	0010	100	r		tr		
Deassert_IIVIC	0110	100	As F	Requi	red:		
				t		t	

^{18.} Abbreviations: RC = Root Complex Sw = Switch (only used with "Link" routing) Ep = Endpoint Br = PCI Express (primary) to PCI/PCI-X (secondary) Bridge r = Supports as Receiver t = Supports as Transmitter

Nama	Code[7:0] (b)	Routing r[2:0] (b)	Support				Description / Comments
Name			RC	Ер	Sw	Br	Description/Comments
	0010 0111	100		Α	ll:		Deassert INTD virtual wire
Deassert_INTD			r		tr		
			As R	Requi	red:		
				t		t	

The Assert_INTx/Deassert_INTx Message pairs constitute four "virtual wires" for each of the legacy PCI interrupts designated A, B, C, and D. The following rules describe the operation of these virtual wires:

- The components at both ends of each Link must track the logical state of the four virtual wires using the Assert/Deassert Messages to represent the active and inactive transitions (respectively) of each corresponding virtual wire.
 - An Assert INTx represents the active going transition of the INTx (x = A, B, C, or D) virtual wire
 - A Deassert_INTx represents the inactive going transition of the INTx (x = A, B, C, or D) virtual wire
- When the local logical state of an INTx virtual wire changes at an Upstream Port, the Port must communicate
 this change in state to the Downstream Port on the other side of the same Link using the appropriate
 Assert_INTx or Deassert_INTx Message.

Note: Duplicate Assert_INTx/Deassert_INTx Messages have no effect, but are not errors.

- INTx Interrupt Signaling is disabled when the Interrupt Disable bit of the Command register (see <u>Section</u> 7.5.1.1.3) is Set.
 - Any INTx virtual wires that are active when the Interrupt Disable bit is set must be deasserted by transmitting the appropriate Deassert_INTx Message(s).
- Virtual and actual PCI to PCI Bridges must map the virtual wires tracked on the secondary side of the Bridge according to the Device Number of the device on the secondary side of the Bridge, as shown in Table 2-19.
- Switches must track the state of the four virtual wires independently for each Downstream Port, and present a "collapsed" set of virtual wires on its Upstream Port.
- If a Switch Downstream Port goes to DL_Down status, the INTx virtual wires associated with that Port must be deasserted, and the Switch Upstream Port virtual wire state updated accordingly.
 - If this results in deassertion of any Upstream INTx virtual wires, the appropriate Deassert_INTx
 Message(s) must be sent by the Upstream Port.
- The Root Complex must track the state of the four INTx virtual wires independently for each of its Downstream Ports, and map these virtual signals to system interrupt resources.
 - Details of this mapping are system implementation specific.
- If a Downstream Port of the Root Complex goes to DL_Down status, the INTx virtual wires associated with that Port must be deasserted, and any associated system interrupt resource request(s) must be discarded.

Table 2-19 Bridge Mapping for INTx Virtual Wires

Table 2-19 Briage Mapping I	or in ix virtual vires	
Requester ID[7:3] from the Assert_INTx/Deassert_INTx Message received on Secondary Side of Bridge (Interrupt Source ¹⁹) If ARI Forwarding is enabled, the value 0 must be used instead of Requester ID[7:3].	INTx Virtual Wire on Secondary Side of Bridge	Mapping to INTx Virtual Wire on Primary Side of Bridge
	INTA	INTA
0.40.40.40.00.04.00	INTB	INTB
0,4,8,12,16,20,24,28	INTC	INTC
	INTD	INTD
	INTA	INTB
	INTB	INTC
1,5,9,13,17,21,25,29	INTC	INTD
	INTD	INTA
	INTA	INTC
	INTB	INTD
2,6,10,14,18,22,26,30	INTC	INTA
	INTD	INTB
	INTA	INTD
	INTB	INTA
3,7,11,15,19,23,27,31	INTC	INTB
	INTD	INTC

System Interrupt Mapping

Note that system software (including BIOS and operating system) needs to comprehend the remapping of legacy interrupts (INTx mechanism) in the entire topology of the system (including hierarchically connected Switches and subordinate PCI Express/PCI Bridges) to establish proper correlation between PCI Express device interrupt and associated interrupt resources in the system interrupt controller. The remapping described by Table 2-19 is applied hierarchically at every Switch. In addition, PCI Express/PCI and PCI/PCI Bridges perform a similar mapping function.

^{19.} The Requester ID of an Assert_INTx/Deassert_INTx Message will correspond to the Transmitter of the Message on that Link, and not necessarily to the original source of the interrupt.

Virtual Wire Mapping for INTx Interrupts From ARI Devices

The implied Device Number for an ARI Device is 0. When ARI-aware software (including BIOS and operating system) enables ARI Forwarding in the Downstream Port immediately above an ARI Device in order to access its Extended Functions, software must comprehend that the Downstream Port will use Device Number 0 for the virtual wire mappings of INTx interrupts coming from all Functions of the ARI Device. If non-ARI-aware software attempts to determine the virtual wire mappings for Extended Functions, it can come up with incorrect mappings by examining the traditional Device Number field and finding it to be non-0.

2.2.8.2 Power Management Messages

These Messages are used to support PCI Express power management, which is described in detail in <u>Chapter 5</u>. The following rules define the Power Management Messages:

- Table 2-20 defines the Power Management Messages.
- Power Management Messages do not include a data payload (TLP Type is Msg).
- · The Length field is Reserved.
- With PM_Active_State_Nak Messages, the Function Number field in the Requester ID must contain the Function Number of the Downstream Port that sent the Message, or else 000b for compatibility with earlier revisions of this specification.
- With PME_TO_Ack Messages, the Function Number field in the Requester ID must be Reserved, or else for
 compatibility with earlier revisions of this specification must contain the Function Number of one of the
 Functions associated with the Upstream Port. Note that the Function Number field is a different size for
 non-ARI and ARI Requester IDs.
- Power Management Messages must use the default Traffic Class designator (TC0). Receivers must check for violations of this rule. If a Receiver determines that a TLP violates this rule, it must handle the TLP as a Malformed TLP.
 - This is a reported error associated with the Receiving Port (see Section 6.2).

Table 2-20 Power Management Messages

Name	Code[7:0]	Routing		Sup	port		Description /Comments
Name	(b)	r[2:0] (b)	RC	Ер	Sw	Br	Description/Comments
PM_Active_State_Nak	0001 0100	100	t r tr		tr	r	Terminate at Receiver
	0001 1000	000		Α	ll:		Sent Upstream by PME-requesting component.
PM_PME			r		tr	t	Propagates Upstream.
FM_FME			If PMI	Esuppo	orted:		
				t			
PME_Turn_Off	0001 1001	011	t	r		r	Broadcast Downstream

Nama	Code[7:0] (b)	Routing r[2:0] (b)		Sup	port		Description/Comments
Name			RC	Ер	Sw	Br	
PME_TO_Ack	0001 1011	101	r	t		t	Sent Upstream by Upstream Port. See Section
			(Note		h handl	ing	5.3.3.2.1.

2.2.8.3 Error Signaling Messages

Error Signaling Messages are used to signal errors that occur on specific transactions and errors that are not necessarily associated with a particular transaction. These Messages are initiated by the agent that detected the error.

- Table 2-21 defines the Error Signaling Messages.
- Error Signaling Messages do not include a data payload (TLP Type is Msg).
- · The Length field is Reserved.
- With Error Signaling Messages, the Function Number field in the Requester ID must indicate which Function is signaling the error. Note that the Function Number field is a different size for non-ARI and ARI Requester IDs.
- Error Signaling Messages must use the default Traffic Class designator (TC0) Receivers must check for violations of this rule. If a Receiver determines that a TLP violates this rule, it must handle the TLP as a Malformed TLP.
 - $\circ~$ This is a reported error associated with the Receiving Port (see Section 6.2).

Table 2-21 Error Signaling Messages

News	Code[7:0] (b)	Routing r[2:0] (b)	Support				Description (Comments
Name			RC	Еp	Sw	Br	Description/Comments
ERR_COR	0011 0000	000	r	t	tr	t	This Message is issued when the Function or Device detects a correctable error on the PCI Express interface.
ERR_NONFATAL	0011 0001	000	r	t	tr	t	This Message is issued when the Function or Device detects a Non-Fatal, uncorrectable error on the PCI Express interface.
ERR_FATAL	0011 0011	000	r	t	tr	t	This Message is issued when the Function or Device detects a Fatal, uncorrectable error on the PCI Express interface.

The initiator of the Message is identified with the Requester ID of the Message header. The Root Complex translates these error Messages into platform level events. Refer to Section 6.2 for details on uses for these Messages.

 <u>ERR_COR</u> Messages have an <u>ERR_COR</u> Subclass (ECS) field in the Message header that enables different subclasses to be distinguished from each other. See <u>Figure 2-27</u>. <u>ERR_NONFATAL</u> and <u>ERR_FATAL</u> Messages do not have the ECS field.




Figure 2-27 ERR_COR Message

The <u>ERR_COR Subclass</u> (ECS) field is encoded as shown in <u>Table 2-22</u>, indicating the <u>ERR_COR</u> Message subclass.

Table 2-22 ERR_COR Subclass (ECS) Field Encodings

ECS Coding	Description
00	ECS Legacy - The value inherently used if a Requester does not support ECS capability. ECS-capable Requesters must not use this value. See see Section 7.5.3.3.
01	ECS SIG_SFW - Must be used by an ECS-capable Requester when signaling a <u>DPC</u> or SFI event with an <u>ERR_COR</u> Message.
10	ECS SIG_OS - Must be used by an ECS-capable Requester when signaling an <u>AER</u> or RP PIO event with an <u>ERR_COR</u> Message.
11	ECS Extended - Intended for possible future use. Requesters must not use this value. Receivers must handle the signal internally the same as ECS SIG_OS .

2.2.8.4 Locked Transactions Support

The Unlock Message is used to support Lock Transaction sequences. Refer to <u>Section 6.5</u> for details on Lock Transaction sequences. The following rules apply to the formation of the Unlock Message:

- Table 2-23 defines the Unlock Messages.
- The Unlock Message does not include a data payload (TLP Type is Msg).
- The Length field is Reserved.
- With Unlock Messages, the Function Number field in the Requester ID is Reserved.
- The Unlock Message must use the default Traffic Class designator (TC0). Receivers must check for violations of this rule. If a Receiver determines that a TLP violates this rule, it must handle the TLP as a Malformed TLP.
 - This is a reported error associated with the Receiving Port (see Section 6.2).

Table 2-23 Unlock Message

Nama	C - 1 - [7.0] (b)	Dti[2.0] /b)		Sup	port		Description/Comments
Name	Code[7:0] (b)	Routing r[2:0] (b)	RC	Ер	Sw	Br	
Unlock	0000 0000	011	t	r	tr	r	Unlock Completer

2.2.8.5 Slot Power Limit Support

This Message is used to convey a slot power limitation value from a Downstream Port (of a Root Complex or a Switch) to an Upstream Port of a component (with Endpoint, Switch, or PCI Express-PCI Bridge Functions) attached to the same Link.

- Table 2-24 defines the Set_Slot_Power_Limit Message.
- The Set_Slot_Power_Limit Message includes a 1 DW data payload (TLP Type is MsgD).
- The Set_Slot_Power_Limit Message must use the default Traffic Class designator (TC0). Receivers must check for violations of this rule. If a Receiver determines that a TLP violates this rule, it must handle the TLP as a Malformed TLP.
 - This is a reported error associated with the Receiving Port (see Section 6.2).

Table 2-24 Set_Slot_Power_Limit Message

Nama	C - 1 - [7:0] (L)	Routing r[2:0] (b)	Support				Description (Community
Name	Code[7:0] (b)		RC	Ер	Sw	Br	Description/Comments
Set_Slot_Power_Limit	0101 0000	100	t	r	tr	r	Set Slot Power Limit in Upstream Port

The <u>Set_Slot_Power_Limit Message</u> includes a one DW data payload. The data payload is copied from the Slot Capabilities register of the Downstream Port and is written into the Device Capabilities register of the Upstream Port on the other side of the Link. Bits 1:0 of Byte 1 of the data payload map to the Slot Power Limit Scale field and bits 7:0 of Byte 0 map to the Slot Power Limit Value field. Bits 7:0 of Byte 3, 7:0 of Byte 2, and 7:2 of Byte 1 of the data payload must all be set to zero by the Transmitter and ignored by the Receiver. This Message must be sent automatically by the Downstream Port (of a Root Complex or a Switch) when one of the following events occurs:

- On a Configuration Write to the Slot Capabilities register (see <u>Section 7.5.3.9</u>) when the Data Link Layer reports DL_Up status.
- Any time when a Link transitions from a non-DL_Up status to a DL_Up status (see Section 2.9.2) and the Auto Slot Power Limit Disable bit is Clear in the Slot Control Register. This transmission is optional if the Slot Capabilities register has not yet been initialized.

The component on the other side of the Link (with Endpoint, Switch, or Bridge Functions) that receives Set_Slot_Power_Limit Message must copy the values in the data payload into the Device Capabilities register associated with the component's Upstream Port. PCI Express components that are targeted exclusively for integration on the system planar (e.g., system board) as well as components that are targeted for integration on an adapter where power consumption of the entire adapter is below the lowest power limit specified for the adapter form factor (as defined in the corresponding form factor specification) are permitted to hardwire the value of all 0's in the Slot Power Limit Scale and Slot Power Limit Value fields of the Device Capabilities register, and are not required to copy the Set_Slot_Power_Limit Message payload into that register.

For more details on Power Limit control mechanism see Section 6.9.

2.2.8.6 Vendor_Defined Messages

The Vendor_Defined Messages allow expansion of PCI Express messaging capabilities, either as a general extension to the PCI Express Specification or a vendor-specific extension. This section defines the rules associated with these Messages generically.

- The Vendor_Defined Messages (see Table 2-25) use the header format shown in Figure 2-28.
 - The Requester ID is implementation specific. It is strongly recommended that the Requester ID field contain the value associated with the Requester.²⁰
 - If the Route by ID routing is used, bytes 8 and 9 form a 16-bit field for the destination ID
 - otherwise these bytes are Reserved.
 - Bytes 10 and 11 form a 16-bit field for the Vendor ID, as defined by PCI-SIG[®], of the vendor defining the Message.
 - Bytes 12 through 15 are available for vendor definition.

Table 2-25 Vendor_Defined Messages

Name	Code[7:0] (b)	Routing r[2:0] (b)	Support				Description/Comments	
Name			RC	Ер	Sw	Br	Description/Comments	
Vendor_Defined Type 0	0111 1110	000, 010, 011, 100	See Note 1.				Triggers detection of UR by Completer if not implemented.	
Vendor_Defined Type 1	0111 1111	000, 010, 011, 100	See Note 1.				Silently discarded by Completer if not implemented.	

1. Note 1: Transmission by Endpoint/Root Complex/Bridge is implementation specific. Switches must forward received Messages using Routing r[2:0] field values of 000b, 010b, and 011b.




Figure 2-28 Header for Vendor-Defined Messages

• A data payload may be included with either type of Vendor_Defined Message (TLP type is Msg if no data payload is included or MsgD if a data payload is included).

^{20.} ACS Source Validation (see Section 6.12.1.1) checks the Requester ID on all Requests, including Vendor_Defined Messages. This validation depends on the Requester ID properly identifying the Requester.

- For both types of Vendor_Defined Messages, the Attr[1:0] and Attr[2] fields are not Reserved.
- Messages defined by different vendors or by PCI-SIG are distinguished by the value in the Vendor ID field.
 - The further differentiation of Messages defined by a particular vendor is beyond the scope of this document.
 - Support for Messages defined by a particular vendor is implementation specific, and beyond the scope of this document.
- Completers silently discard Vendor_Defined Type 1 Messages that they are not designed to receive this is not an error condition.
- Completers handle the receipt of an unsupported Vendor_Defined Type 0 Message as an Unsupported Request, and the error is reported according to Section 6.2.

[PCIe-to-PCI-X-Bridge-1.0] defines additional requirements for Vendor_Defined Messages that are designed to be interoperable with PCI-X Device ID Messages. This includes restrictions on the contents of the Tag[7:0] field and the Length[9:0] field as well as specific use of Bytes 12 through 15 of the message header. Vendor_Defined Messages intended for use solely within a PCI Express environment (i.e., not intended to address targets behind a PCI Express to PCI/PCI-X Bridge) are not subject to the additional rules. Refer to [PCIe-to-PCI-Y-Bridge-1.0] for details. Refer to Section 2.2.6.2 for considerations regarding 10-Bit Tag capability.

2.2.8.6.1 PCI-SIG-Defined VDMs

PCI-SIG-Defined VDMs are Vendor-Defined Type 1 Messages that use the PCI-SIG® Vendor ID (0001h). As a Vendor-Defined Type 1 Message, each is silently discarded by a Completer if the Completer does not implement it.

Beyond the rules for other Vendor-Defined Type 1 Messages, the following rules apply to the formation of the PCI-SIG-Defined VDMs:

- PCI-SIG-Defined VDMs use the Header format shown in Figure 2-29.
- The Requester ID field must contain the value associated with the Requester.
- The Message Code must be 01111111b.
- The Vendor ID must be 0001h, which is assigned to the PCI-SIG.
- The Subtype field distinguishes the specific PCI-SIG-Defined VDMs. See Appendix F for a list of PCI-SIG-Defined VDMs.




Figure 2-29 Header for PCI-SIG-Defined VDMs

2.2.8.6.2 LN Messages

LN protocol (see Section 6.21 defines LN Messages, which are PCI-SIG-Defined VDMs. The payload of each Message generally contains the 64-bit Address of a registered cacheline that has been updated or evicted. The single 64-bit address format is used both with 64- and 32-bit addresses. Since each LN Message is a Vendor-Defined Type 1 Message, a Completer that receives a properly formed LN Message is required to silently discard it if the Completer doesn't recognize the Message.

An LN Message can be directed to a single Endpoint using ID-based routing, or broadcast to all devices below a given Root Port. Whether a broadcast LN Message is sent to all Root Ports in the RC is implementation specific.

Beyond the rules for other PCI-SIG-Defined VDMs, the following rules apply to the formation of LN Messages:

- Table 2-27 and Figure 2-30 define the LN Messages.
- Each Message must include a 2-DW data payload.
- The Fmt field must be 011b (4 DW Header, with data).
- The TLP Type must be MsgD.
- The Length field must be 2.
- The TC[2:0] field must be 000b.
- Attr[2], the ID-Based Ordering (IDO) bit, is not Reserved.
- Attr[1], the Relaxed Ordering (RO) bit, is not Reserved.
- Attr[0], the No Snoop bit, is Reserved.
- The LN bit is Reserved (in contrast, the LN bit must be Set for LN Reads, LN Writes, and LN Completions).
- The Tag field is Reserved.
- If the LN Message is the broadcast version, the Destination ID field is Reserved.
- The Subtype field must be 00h.
- If the cache line size in effect for the system is 128 bytes, bit 6 in the Cacheline Address must be Clear. For a Lightweight Notification Requester (LNR) receiving an LN Message, if the LNR CLS bit in the LNR Control register is Set, configuring the LNR for 128-byte cachelines, the LNR must ignore the value of bit 6 in the Cacheline Address.
- The Notification Reason (NR) field is encoded as shown in <u>Table 2-26</u>, indicating the specific reason that the LN Message was sent. These encodings apply to both the <u>directed</u> and broadcast versions of LN Messages.

Table 2-26 Notification Reason (NR) Field Encodings

NR Coding (b)	Description
00	LN Message was sent due to a cacheline update.
01	LN Message was sent due to the eviction of a single cacheline.
10	LN Message was sent due to the eviction of all cachelines registered to this Function. For this case, the Cacheline Address is Reserved.
11	Reserved

Table 2-27 LN Messages

Nome	Code[7:0]	Routing r[2:0]		Sup	port		Description /Commonts
Name	(b)	(b)	RC	Ер	Sw	Br	Description/Comments
LN Message (directed)	0111 1111	010	t	r	tr	r	RC directs to a single Endpoint.
LN Message (broadcast)	0111 1111	011	t	r	tr	r	RC broadcasts to all devices under a given Root Port.

The format of the LN Message is shown in Figure 2-30 below.




Figure 2-30 LN Message

2.2.8.6.3 Device Readiness Status (DRS) Message

The Device Readiness Status (DRS) protocol (see Section 6.23.1) uses the PCI-SIG-Defined VDM mechanism (see Section 2.2.8.6.1). The DRS Message is a PCI-SIG-Defined VDM (Vendor-Defined Type 1 Message) with no payload.

Beyond the rules for other PCI-SIG-Defined VDMs, the following rules apply to the formation of DRS Messages:

- Table 2-28 and Figure 2-31 illustrate and define the DRS Message.
- The TLP Type must be Msg.
- The TC[2:0] field must be 000b.
- The Attr[2:0] field is Reserved.
- · The Tag field is Reserved.
- The Subtype field must be 08h.
- The Message Routing field must be set to 100b Local Terminate at Receiver.

Receivers may optionally check for violations of these rules (but must not check reserved bits). These checks are independently optional (see <u>Section 6.2.3.4</u>). If a Receiver implementing these checks determines that a TLP violates these rules, the TLP is a Malformed TLP.

• If checked, this is a reported error associated with the Receiving Port (see Section 6.2).

Table 2-28 DRS Message

Nama	Cada[7:0] /b)	Doubing #[2:0] /b)		Sup	port		Description/Comments
Name	Code[7:0] (b)	Routing r[2:0] (b)	RC	Ер	Sw	Br	Description/Comments
DRS Message	0111 1111	100	r	t	tr		Device Readiness Status

The format of the DRS Message is shown in Figure 2-31 below:




Figure 2-31 DRS Message

2.2.8.6.4 Function Readiness Status Message (FRS Message)

The Function Readiness Status (FRS) protocol (see <u>Section 6.23.2</u>) uses the PCI-SIG-Defined VDM mechanism (see Section 2.2.8.6.1). The FRS message is a PCI-SIG-Defined VDM (Vendor-Defined Type 1 Message) with no payload.

Beyond the rules for other PCI-SIG-Defined VDMs, the following rules apply to the formation of FRS Messages:

Table 2-29 and Figure 2-32 illustrate and define the FRS Message.

- The TLP Type must be Msg.
- The TC[2:0] field must be 000b.
- The Attr[2:0] field is Reserved.
- The Tag field is Reserved.
- The Subtype field must be 09h.
- The FRS Reason[3:0] field indicates why the FRS Message was generated:

0001b: DRS Message Received

The Downstream Port indicated by the Message Requester ID received a DRS Message and has the DRS Signaling Control field in the Link Control Register set to DRS to FRS Signaling Enabled

0010b: D3_{Hot} to D0 Transition Completed

A $\underline{\text{D3}_{\text{Hot}}}$ to $\underline{\text{D0}}$ transition has completed, and the Function indicated by the Message Requester ID is now Configuration-Ready and has returned to the $\underline{\text{D0}_{\text{uninitialized}}}$ or $\underline{\text{D0}_{\text{active}}}$ state depending on the setting of the No_Soft_Reset bit (see Section 7.5.2.2)

0011b: FLR Completed

An FLR has completed, and the Function indicated by the Message Requester ID is now Configuration-Ready

1000b: VF Enabled

The Message Requester ID indicates a <u>Physical Function</u> (<u>PF</u>) - All <u>Virtual Functions</u> (<u>VFs</u>) associated with that PF are now Configuration-Ready

1001b: VF Disabled

The Message Requester ID indicates a PF - All VFs associated with that PF have been disabled and the Single Root I/O Virtualization (SR-IOV) data structures in that PF may now be accessed.

Others:

All other values Reserved

• The Message Routing field must be Cleared to 000b - Routed to Root Complex

Receivers may optionally check for violations of these rules (but must not check reserved bits). These checks are independently optional (see <u>Section 6.2.3.4</u>). If a Receiver implementing these checks determines that a TLP violates these rules, the TLP is a Malformed TLP.

• If checked, this is a reported error associated with the Receiving Port (see Section 6.2).

	Table 2-29 FRS Message											
Name	Code[7:0] (b)	Pouting r[2:0] (b)		Sup	port		Description/Comments					
	Code[7:0] (b)	Routing r[2:0] (b)	RC	Ер	Sw	Br						
FRS Message	0111 1111	000	r	t	tr		Function Readiness Status					

The format of the FRS Message is shown in Figure 2-32 below:




Figure 2-32 FRS Message

2.2.8.6.5 Hierarchy ID Message

Hierarchy ID uses the PCI-SIG-Defined VDM mechanism (see Section 2.2.8.6.1). The Hierarchy ID Message is a PCI-SIG-Defined VDM (Vendor-Defined Type 1 Message) with payload (MsgD).

Beyond the rules for other PCI-SIG-Defined VDMs, the following rules apply to the formation of Hierarchy ID Messages:

- Table 2-30 and Figure 2-33 illustrate and define the Hierarchy ID Message.
- The TLP Type must be MsgD.

- Each Message must include a 4-DWORD data payload.
- The Length field must be 4.
- The TC[2:0] field must be 000b.
- The Attr[2:0] field is Reserved.
- · The Tag field is Reserved.
- · The Subtype field is 01h.
- The Message Routing field must be 011b Broadcast from Root Complex.

Receivers may optionally check for violations of these rules (but must not check reserved bits). These checks are independently optional (see Section 6.2.3.4). If a Receiver implementing these checks determines that a TLP violates these rules, the TLP is a Malformed TLP.

• If checked, this is a reported error associated with the Receiving Port (see Section 6.2).

The payload of each Hierarchy ID Message contains the lower 128-bits of the System GUID.

For details of the Hierarchy ID, GUID Authority ID, and System GUID fields see Section 6.26.

Table 2-30 Hierarchy ID Message

Name	Code[7:0] (b)	Routing r[2:0] (b)		Sup	port		Description/Comments	
Name	Code[1.0] (b)	Routing [[2.0] (b)	RC	Ер	Sw	Br	Description/Comments	
Hierarchy ID Message	0111 1111	011	t	r	tr		Hierarchy ID	

The format of the Hierarchy ID Message is shown in Figure 2-33 below:




Figure 2-33 Hierarchy ID Message

2.2.8.7 Ignored Messages

The messages listed in were previously used for a mechanism (Hot-Plug Signaling) that is no longer supported. Transmitters are strongly encouraged not to transmit these messages, but if message transmission is implemented, it must conform to the requirements of the 1.0a version of this specification.

Receivers are strongly encouraged to ignore receipt of these messages, but are allowed to process these messages in conformance with the requirements of 1.0a version of this specification.

Ignored messages listed in Table 2-31 are handled by the Receiver as follows:

- The Physical and Data Link Layers must handle these messages identical to handling any other TLP.
- The Transaction Layer must account for flow control credit but take no other action in response to these messages.

	Table 2-31 Ignored Messages											
Name	Codo[7:0] (b)	Douting r[2:0] (b)		Sup	port		Description/Comments					
Name	Code[7:0] (b)	Routing r[2:0] (b)	RC	Ep Sw Br		Br	Description/Comments					
Ignored Message	0100 0001	100										
Ignored Message	0100 0011	100										
Ignored Message	0100 0000	100										
Ignored Message	0100 0101	100										
Ignored Message	0100 0111	100										
Ignored Message	0100 0100	100										
Ignored Message	0100 1000	100										

2.2.8.8 Latency Tolerance Reporting (LTR) Message

The LTR Message is optionally used to report device behaviors regarding its tolerance of Read/Write service latencies. Refer to Section 6.18 for details on LTR. The following rules apply to the formation of the LTR Message:

- Table 2-32 defines the LTR Message.
- The LTR Message does not include a data payload (the TLP Type is Msg).
- · The Length field is Reserved.
- The LTR Message must use the default Traffic Class designator (TC0). Receivers that implement LTR support must check for violations of this rule. If a Receiver determines that a TLP violates this rule, it must handle the TLP as a Malformed TLP.
 - This is a reported error associated with the Receiving Port (see Section 6.2).

Table 2-32 LTR Message

Name	Code[7:0] (b)	Routing r[2:0] (b)		Supp	oort ¹		Description/Comments
Marrie	Code[1.0] (b)	j (b) Routing r[2:0] (b)		Ер	Sw	Br	
LTR	0001 0000	100	r	t	tr		Latency Tolerance Reporting

Notes:

1. Support for LTR is optional. Functions that support LTR must implement the reporting and enable mechanisms described in Chapter 7.




Figure 2-34 LTR Message

2.2.8.9 Optimized Buffer Flush/Fill (OBFF) Message

The OBFF Message is optionally used to report platform central resource states to Endpoints. This mechanism is described in detail in Section 6.19 .

The following rules apply to the formation of the OBFF Message:

- Table 2-33 defines the OBFF Message.
- The OBFF Message does not include a data payload (TLP Type is Msg).
- · The Length field is Reserved.
- The Requester ID must be set to the Transmitting Port's ID.
- The OBFF Message must use the default Traffic Class designator (TC0). Receivers that implement OBFF support must check for violations of this rule. If a Receiver determines that a TLP violates this rule, it must handle the TLP as a Malformed TLP.

This is a reported error associated with the Receiving Port (see Section 6.2).

Table 2-33 OBFF Message

Name	Code[7:0] (b)	Routing r[2:0] (b)		Supp	oort ¹		Description/Comments
Name	codc[1.0] (b)		RC	Ер	Sw	Br	bescription/comments
OBFF	0001 0010	100	t	r	tr		Optimized Buffer Flush/Fill

Notes:

Name	Code[7:0] (b)	Routing r[2:0] (b)		Supp	ort ¹		Description/Comments
Nume	code[1.0] (b)	Rodeling [[2.0] (b)	RC	Ер	Sw	Br	bescription/comments

1. Support for OBFF is optional. Functions that support OBFF must implement the reporting and enable mechanisms described in Chapter 7, Software Initialization and Configuration.




Figure 2-35 OBFF Message

2.2.8.10 Precision Time Measurement (PTM) Messages

Table 2-34 defines the PTM Messages.

- The PTM Request and PTM Response Messages must use a TLP Type of Msg, and must not include a data payload. The Length field is reserved.
 - Figure 2-36 illustrates the format of the PTM Request and Response Messages.
- The PTM ResponseD Message must use a TLP Type of MsgD, and must include a 64 bit PTM Master Time field in bytes 8 through 15 of the TLP header and a 1 DW data payload containing the 32 bit Propagation Delay field.
 - Figure 2-37 illustrates the format of the PTM ResponseD Message.
 - $\circ~$ Refer to $\underline{\text{Section 6.22.3.2}}$ for details regarding how to populate the PTM ResponseD Message.
- The Requester ID must be set to the Transmitting Port's ID.
- A PTM dialog is defined as a matched pair of messages consisting of a PTM Request and the corresponding PTM Response or PTM ResponseD message.
- The PTM Messages must use the default Traffic Class designator (TC0). Receivers implementing PTM must check for violations of this rule. If a Receiver determines that a TLP violates this rule, it must handle the TLP as a Malformed TLP.
 - This is a reported error associated with the Receiving Port (see Section 6.2).

		Table 2-34 Pre	ecision Time Measur	rement Messages
 TLP	Code[7:0]	Routing r[2:0]	Support	_

Name	TLP	Code[7:0]	Routing r[2:0]		Sup	port		Description/Comments
Name	Type	(b)	(b)	RC	EP	Sw	Br	Description/Comments
PTM Request	Msg	0101 0010	100	r	t	tr		Initiates PTM dialog

Nama	TLP	Code[7:0]	Routing r[2:0]		Sup	port		Description / Comments
Name	Type	(b)	(b)	RC	EP	Sw	Br	Description/Comments
PTM Response	Msg	0101 0011	100	t	r	tr		Completes current PTM dialog - does not carry timing information
PTM ResponseD	MsgD	0101 0011	100	t	r	tr		Completes current PTM dialog - carries timing information




Figure 2-36 PTM Request/Response Message




Figure 2-37 PTM ResponseD Message (4 DW header and 1 DW payload)

2.2.9 Completion Rules

All Read, Non-Posted Write, and AtomicOp Requests require Completion. Completions include a Completion header that, for some types of Completions, will be followed by some number of DWs of data. The rules for each of the fields of the Completion header are defined in the following sections.

- Completions route by ID, and use a 3 DW header.
 - Note that the routing ID fields correspond directly to the Requester ID supplied with the
 corresponding Request. Thus for Completions these fields will be referred to collectively as the
 Requester ID instead of the distinct fields used generically for ID routing.

- In addition to the header fields included in all TLPs and the ID routing fields, Completions contain the following additional fields (see Figure 2-38):
 - Completer ID[15:0] Identifies the Completer described in detail below
 - Completion Status[2:0] Indicates the status for a Completion (see Table 2-35)
 - Rules for determining the value in the Completion Status[2:0] field are in Section 2.3.1.
 - BCM Byte Count Modified this bit must not be set by PCI Express Completers, and may only be set by PCI-X completers
 - Byte Count[11:0] The remaining Byte Count for Request
 - The Byte Count value is specified as a binary number, with 0000 0000 0001b indicating 1 byte, 1111 1111b indicating 4095 bytes, and 0000 0000 0000b indicating 4096 bytes.
 - For Memory Read Completions, Byte Count[11:0] is set according to the rules in <u>Section</u> 2.3.1.1.
 - For AtomicOp Completions, the Byte Count value must equal the associated AtomicOp operand size in bytes.
 - For all other types of Completions, the Byte Count value must be 4.
 - Tag[9:0] in combination with the Requester ID field, corresponds to the Transaction ID
 - Lower Address[6:0] lower byte address for starting byte of Completion
 - For Memory Read Completions, the value in this field is the byte address for the first enabled byte of data returned with the Completion (see the rules in Section 2.3.1.1).
 - For AtomicOp Completions, the Lower Address field is Reserved.
 - This field is set to all 0's for all remaining types of Completions. Receivers may optionally check for violations of this rule. See Section 2.3.2, second bullet, for details.




Figure 2-38 Completion Header Format

Table 2-35 Completion Status Field Values

Cpl. Status[2:0] Field Value (b)	Completion Status
000	Successful Completion (SC)
001	Unsupported Request (UR)
010	Configuration Request Retry Status (CRS)
100	Completer Abort (CA)

Cpl. Status[2:0] Field Value (b)	Completion Status
all others	Reserved

• The Completer ID[15:0] is a 16-bit value that is unique for every PCI Express Function within a Hierarchy (see Figure 2-39 and Figure 2-40)




Figure 2-39 (Non-ARI) Completer ID




Figure 2-40 ARI Completer ID

- Functions must capture the Bus and Device Numbers²¹ supplied with all Type 0 Configuration Write Requests completed by the Function, and supply these numbers in the Bus and Device Number fields of the Completer ID²² for all Completions generated by the Device/Function.
 - If a Function must generate a Completion prior to the initial device Configuration Write Request, 0's must be entered into the Bus Number and Device Number fields
 - Note that Bus Number and Device Number may be changed at run time, and so it is necessary to re-capture this information with each and every Configuration Write Request.
 - Exception: The assignment of Bus Numbers to the Devices within a Root Complex may be done in an implementation specific way.
- In some cases, a Completion with UR status may be generated by an MFD without associating the Completion with a specific Function within the device in this case, the Function Number field²³ is Reserved.

^{21.} With ARI Devices, Functions are only required to capture the Bus Number. ARI Devices are permitted to retain the captured Bus Number on either a per-Device or a per-Function basis. See Section 2.2.6.2.

^{22.} An ARI Completer ID does not contain a Device Number field. See Section 2.2.4.2.

^{23.} Note: with an ARI Completer ID, the Function Number field is 8 bits.

- Example: An MFD receives a Read Request that does not target any resource associated with any of the Functions of the device - the device generates a Completion with UR status and sets a value of all 0's in the Function Number field of the Completer ID.
- Completion headers must supply the same values for the Requester ID, Tag, and Traffic Class as were supplied in the header of the corresponding Request.
- Completion headers must supply the same values for the Attribute as were supplied in the header of the corresponding Request, except as explicitly allowed:
 - when IDO is used (see Section 2.2.6.4)
 - when RO is used in a Translation Completion (see Section 10.2.3
- If the Completer is an LN Completer (LNC) and the targeted memory region supports registrations, the following rules apply; otherwise the LN bit must be Clear.
 - If the Completion Status is Successful Completion and the associated Request was an LN Read, the LN bit must be Set.
 - Otherwise the LN bit must be Clear.
- The TH bit is reserved for Completions.
- AT[1:0] must be 00b. Receivers are not required or encouraged to check this.
- The Completion ID field is not meaningful prior to the software initialization and configuration of the completing device (using at least one Configuration Write Request), and for this case the Requester must ignore the value returned in the Completer ID field.
- A Completion including data must specify the actual amount of data returned in that Completion, and must include the amount of data specified.
 - It is a TLP formation error to include more or less data than specified in the Length field, and the resulting TLP is a Malformed TLP.

Note: This is simply a specific case of the general rule requiring the TLP data payload length to match the value in the Length field.

2.2.10 TLP Prefix Rules

The following rules apply to any TLP that contains a TLP Prefix:

- For any TLP, a value of 100b in the Fmt[2:0] field in byte 0 of the TLP indicates the presence of a TLP Prefix and the Type[4] bit indicates the type of TLP Prefix.
 - A value of 0b in the Type[4] bit indicates the presence of a Local TLP Prefix
 - A value of 1b in the Type[4] bit indicates the presence of an End-End TLP Prefix
- The format for bytes 1 through 3 of a TLP Prefix are defined by its TLP Prefix type.
- A TLP that contains a TLP Prefix must have an underlying TLP Header. A received TLP that violates this rule is handled as a Malformed TLP. This is a reported error associated with the Receiving Port (see Section 6.2).
- It is permitted for a TLP to contain more than one TLP Prefix of any type
 - When a combination of Local and End-End TLP Prefixes are present in TLP, it is required that all the Local TLP Prefixes precede any End-End TLP Prefixes. A received TLP that violates this rule is handled as a Malformed TLP. This is a reported error associated with the Receiving Port (see Section 6.2).
- The size of each TLP Prefix is 1 DW. A TLP Prefix may be repeated to provide space for additional data.

- If the value in the Fmt and Type field indicates the presence of a Local TLP Prefix, handle according to the Local TLP Prefix handling (see Section 2.2.10.1).
- If the value in the Fmt and Type field indicates the presence of an End-End TLP Prefix, handle according to the End-End TLP Prefix handling (see Section 2.2.10.2).

2.2.10.1 Local TLP Prefix Processing

The following rules apply to Local TLP Prefixes:

- Local TLP Prefix types are determined using the L[3:0] sub-field of the Type field
 - Type[4] must be 0b
 - Local TLP Prefix L[3:0] values are defined in Table 2-36

Local TLP Prefix Type	L[3:0] (b)	Description	
MR-IOV	0000	MR-IOV TLP Prefix - Refer to [MR-IOV] specification for details.	
VendPrefixL0	1110	Vendor Defined Local TLP Prefix - Refer to Section 2.2.10.1.1 for further details.	
VendPrefixL1	1111	Vendor Defined Local TLP Prefix - Refer to Section 2.2.10.1.1 for further details	
		All other encodings are Reserved.	

Table 2-36 Local TLP Prefix Types

- The size, routing, and flow control rules are specific to each Local TLP Prefix type.
- It is an error to receive a TLP with a Local TLP Prefix type not supported by the Receiver. If the Extended Fmt Field Supported bit is Set, TLPs in violation of this rule are handled as a Malformed TLP unless explicitly stated differently in another specification. This is a reported error associated with the Receiving Port (see Section 6.2). If the Extended Fmt Field Supported bit is Clear, behavior is device specific.
- No Local TLP Prefixes are protected by ECRC even if the underlying TLP is protected by ECRC.

2.2.10.1.1 Vendor Defined Local TLP Prefix

As described in <u>Table 2-36</u>, Types VendPrefixL0 and VendPrefixL1 are Reserved for use as Vendor Defined Local TLP Prefixes. To maximize interoperability and flexibility the following rules are applied to such prefixes:

- Components must not send TLPs containing Vendor Defined Local TLP Prefixes unless this has been explicitly enabled (using vendor-specific mechanisms).
- Components that support any usage of Vendor Defined Local TLP Prefixes must support the 3-bit definition of the Fmt field and have the Extended Fmt Field Supported bit Set (see Section 7.5.3.15).
- It is recommended that components be configurable (using vendor-specific mechanisms) so that all vendor
 defined prefixes can be sent using either of the two Vendor Defined Local TLP Prefix encodings. Such
 configuration need not be symmetric (for example each end of a Link could transmit the same Prefix using a
 different encoding).

2.2.10.2 End-End TLP Prefix Processing

The following rules apply to End-End TLP Prefixes

- End-End TLP Prefix types are determined using the E[3:0] sub-field of the Type field
 - Type[4] must be 1b
 - End-End TLP Prefix E[3:0] values are defined in Table 2-37

Table	2-37	End-End	TLP	Prefix	Types
-------	------	---------	-----	--------	--------------

End-End TLP Prefix Type	E[3:0] (b)	Description	
TPH	0000	TPH - Refer to <u>Section 2.2.7.1</u> and <u>Section 6.17</u> for further details.	
PASID	0001	PASID - Refer to Section 6.20 for further details.	
VendPrefixE0	1110	Vendor Defined End-End TLP Prefix - Refer to Section 2.2.10.2.1 for further details.	
VendPrefixE1	1111	Vendor Defined End-End TLP Prefix - Refer to Section 2.2.10.2.1 for further detail	
		All other encodings are Reserved.	

- The maximum number of End-End TLP Prefixes permitted in a TLP is 4:
 - A Receiver supporting TLP Prefixes must check this rule. If a Receiver determines that a TLP violates this rule, the TLP is a Malformed TLP. This is a reported error associated with the Receiving Port (see Section 6.2).
- The presence of an End-End TLP Prefix does not alter the routing of a TLP. TLPs are routed based on the routing rules covered in Section 2.2.4.
- Functions indicate how many End-End TLP Prefixes they support by the Max End-End TLP Prefixes field in the Device Capabilities 2 register (see Section 7.5.3.15).
 - For Root Ports, the Max End-End TLP Prefixes field is permitted to return a value indicating support for fewer End-End TLP Prefixes than what the Root Port hardware actually implements; however, the error handling semantics must still be based on the value contained in the field. TLPs received that contain more End-End TLP Prefixes than are supported by the Root Port must be handled as follows. It is recommended that Requests be handled as Unsupported Requests, but otherwise they must be handled as Malformed TLPs. It is recommended that Completions be handled as Unexpected Completions, but otherwise they must be handled as Malformed TLPs. For TLPs received by the Ingress Port, this is a reported error associated with the Ingress Port. For TLPs received internally to be transmitted out the Egress Port, this is a reported error associated with the Egress Port. See Section 6.2.
 - For all other Function types, TLPs received that contain more End-End TLP Prefixes than are supported by a Function must be handled as Malformed TLPs. This is a reported error associated with the Receiving Port (see Section 6.2).

Advanced Error Reporting (AER) logging (if supported) occurs as specified in Section 6.2.4.4.

- Switches must support forwarding of TLPs with up to 4 End-End TLP Prefixes if the End-End TLP Prefix Supported bit is Set.
- Different Root Ports with the End-End TLP Prefix Supported bit Set are permitted to report different values for Max End-End TLP Prefixes.
- All End-End TLP Prefixes are protected by ECRC if the underlying TLP is protected by ECRC.
- It is an error to receive a TLP with an End-End TLP Prefix by a Receiver that does not support End-End TLP Prefixes. A TLP in violation of this rule is handled as a Malformed TLP. This is a reported error associated with the Receiving Port (see Section 6.2).

- Software should ensure that TLPs containing End-End TLP Prefixes are not sent to components that do not support them. Components where the Extended Fmt Field Supported bit is Clear may misinterpret TLPs containing TLP Prefixes.
- If one Function of an Upstream Port has the End-End TLP Prefix Supported bit Set, all Functions of that Upstream Port must handle the receipt of a Request addressed to them that contains an unsupported End-End TLP Prefix type as an Unsupported Request. This is a reported error associated with the Receiving Port (see Section 6.2).
- If one Function of an Upstream Port has the End-End TLP Prefix Supported bit Set, all Functions of that Upstream Port must handle the receipt of a Completion addressed to them that contains an unsupported End-End TLP Prefix type as an Unexpected Completion. This is a reported error associated with the Receiving Port (see Section 6.2).
- For Routing Elements, the End-End TLP Prefix Blocking bit in each Egress Port determines whether TLPs containing End-End TLP Prefixes can be transmitted via that Egress Port (see Section 7.5.3.16). If forwarding is blocked the entire TLP is dropped and a TLP Prefix Blocked Error is reported. If the blocked TLP is a Non-Posted Request, the Egress Port returns a Completion with Unsupported Request Completion Status. The TLP Prefix Blocked Error is a reported error associated with the Egress Port (see Section 6.2).
- For routing elements where Multicast is enabled (see Section 6.14). End-End TLP Prefixes are replicated in all Multicast copies of a TLP. TLP Prefix Egress Blocking of Multicast packets is performed independently at each Egress Port.

2.2.10.2.1 Vendor Defined End-End TLP Prefix

As described in <u>Table 2-37</u>, Types VendPrefixE0 and VendPrefixE1 are Reserved for use as Vendor Defined End-End TLP Prefixes. To maximize interoperability and flexibility the following rules are applied to such prefixes:

- Components must not send TLPs containing Vendor Defined End-End TLP Prefixes unless this has been explicitly enabled (using vendor-specific mechanisms).
- It is recommended that components be configurable (using vendor-specific mechanisms) to use either of the two Vendor Defined End-End TLP Prefix encodings. Doing so allows two different Vendor Defined End-End TLP Prefixes to be in use simultaneously within a single PCI Express topology while not requiring that every source understand the ultimate destination of every TLP it sends.

2.2.10.2.2 Root Ports with End-End TLP Prefix Supported

Support for peer-to-peer routing of TLPs containing End-End TLP Prefixes between Root Ports is optional and implementation dependent. If an RC supports End-End TLP Prefix routing capability between two or more Root Ports, it must indicate that capability in each associated Root Port via the End-End TLP Prefix Supported bit in the Device Capabilities 2 register.

An RC is not required to support End-End TLP Prefix routing between all pairs of Root Ports that have the End-End TLP Prefix Supported bit Set. A Request with End-End TLP Prefixes that would require routing between unsupported pairs of Root Ports must be handled as a UR. A Completion with End-End TLP Prefixes that would require routing between unsupported pairs of Root Ports must be handled as an Unexpected Completion (UC). In both cases, this error is reported by the "sending" Port.

The End-End TLP Prefix Supported bit must be Set for any Root Port that supports forwarding of TLPs with End-End TLP Prefixes initiated by host software or Root Complex Integrated Endpoints (RCiEPs). The End-End TLP Prefix Supported bit must be Set for any Root Ports that support forwarding of TLPs with End-End TLP Prefixes received on their Ingress Port to RCiEPs.


Different Root Ports with the End-End TLP Prefix Supported bit Set are permitted to report different values for Max End-End TLP Prefixes.

An RC that splits a TLP into smaller TLPs when performing peer-to-peer routing between Root Ports must replicate the original TLP's End-End TLP Prefixes in each of the smaller TLPs (see Section 1.3.1).

2.3 Handling of Received TLPs

This section describes how all Received TLPs are handled when they are delivered to the Receive Transaction Layer from the Receive Data Link Layer, after the Data Link Layer has validated the integrity of the received TLP. The rules are diagramed in the flowchart shown in Figure 2-41.

- · Values in Reserved fields must be ignored by the Receiver.
- If the value in the Fmt field indicates the presence of at least one TLP Prefix:
 - Detect if additional TLP Prefixes are present in the header by checking the Fmt field in the first byte of subsequent DWs until the Fmt field does not match that of a TLP Prefix.
 - $\circ~$ Handle all received TLP Prefixes according to TLP Prefix Handling Rules (see Section 2.2.10).
- If the Extended Fmt Field Supported bit is Set, Received TLPs that use encodings of Fmt and Type that are Reserved are Malformed TLPs (see Table 2-1 and Table 2-3).
 - This is a reported error associated with the Receiving Port (see Section 6.2).
- If the Extended Fmt Field Supported bit is Clear, processing of Received TLPs that have Fmt[2] Set is undefined.²⁴
- All Received TLPs with Fmt[2] Clear and that use undefined Type field values are Malformed TLPs. This is a reported error associated with the Receiving Port (see Section 6.2).
- All Received Malformed TLPs must be discarded.
 - Received Malformed TLPs that are ambiguous with respect to which buffer to release or are mapped to an uninitialized or disabled Virtual Channel must be discarded without updating Receiver Flow Control information.
 - All other Received Malformed TLPs must be discarded, optionally not updating Receiver Flow Control information.
- Otherwise, update Receiver Flow Control tracking information (see Section 2.6).
- If the value in the Type field indicates the TLP is a Request, handle according to Request Handling Rules, otherwise, the TLP is a Completion - handle according to Completion Handling Rules (following sections).



*TLP fields which are marked Reserved are not checked at the Receiver

OM13771A

Figure 2-41 Flowchart for Handling of Received TLPs

Switches must process both TLPs that address resources within the Switch as well as TLPs that address resources residing outside the Switch. Switches handle all TLPs that address internal resources of the Switch according to the rules above. TLPs that pass through the Switch, or that address the Switch as well as passing through it, are handled according to the following rules (see Figure 2-42):

- If the value in the Type field indicates the TLP is not a Msg or MsgD Request, the TLP must be routed according to the routing mechanism used (see Section 2.2.4.1 and Section 2.2.4.2).
- Switches route Completions using the information in the Requester ID field of the Completion.
- If the value in the Type field indicates the TLP is a Msg or MsgD Request, route the Request according to the routing mechanism indicated in the r[2:0] sub-field of the Type field.
 - If the value in r[2:0] indicates the Msg/MsgD is routed to the Root Complex (000b), the Switch must route the Msg/MsgD to the Upstream Port of the Switch.
 - It is an error to receive a Msg/MsgD Request specifying 000b routing at the Upstream Port of a Switch. Switches may check for violations of this rule - TLPs in violation are Malformed TLPs. If checked, this is a reported error associated with the Receiving Port (see <u>Section 6.2</u>).

- If the value in r[2:0] indicates the Msg/MsgD is routed by address (001b), the Switch must route the Msg/MsgD in the same way it would route a Memory Request by address.
- If the value in r[2:0] indicates the Msg/MsgD is routed by ID (010b), the Switch must route the Msg/MsgD in the same way it would route a Completion by ID.
- If the value in r[2:0] indicates the Msg/MsgD is a broadcast from the Root Complex (011b), the Switch must route the Msg/MsgD to all Downstream Ports of the Switch.
 - It is an error to receive a Msg/MsgD Request specifying 011b routing at the Downstream
 Port of a Switch. Switches may check for violations of this rule TLPs in violation are
 Malformed TLPs. If checked, this is a reported error associated with the Receiving Port (see
 Section 6.2).
- If the value in r[2:0] indicates the Msg/MsgD terminates at the Receiver (100b or a Reserved value), or
 if the Message Code field value is defined and corresponds to a Message that must be comprehended
 by the Switch, the Switch must process the Message according to the Message processing rules.
- If the value in r[2:0] indicates Gathered and routed to Root Complex (101b), see <u>Section 5.3.3.2.1</u> for Message handling rules.
- It is an error to receive any Msg/MsgD Request other than a PME_TO_Ack that specifies 101b routing. It is an error to receive a PME_TO_Ack at the Upstream Port of a Switch. Switches may optionally check for violations of these rules. These checks are independently optional (see Section 6.2.3.4). If checked, violations are Malformed TLPs, and are reported errors associated with the Receiving Port (see Section 6.2).




Figure 2-42 Flowchart for Switch Handling of TLPs

2.3.1 Request Handling Rules

This section describes how Received Requests are handled, following the initial processing done with all TLPs. The rules are diagramed in the flowchart shown in Figure 2-43.

- If the Request Type is not supported (by design or because of configuration settings) by the device, the Request is an Unsupported Request, and is reported according to Section 6.2
 - If the Request requires Completion, a Completion Status of UR is returned (see Section 2.2.8.10)

When Requests are Terminated Using Unsupported Request

In Conventional PCI, a device "claims" a request on the bus by asserting DEVSEL#. If no device claims a request after a set number of clocks, the request is terminated as a Master Abort. Since PCI Express is a point to point interconnect, there is no equivalent mechanism for claiming a request on a Link, since all transmissions by one component are always sent to the other component on the Link. Therefore, it is necessary for the receiver of a request to determine if the request should be "claimed". If the request is not claimed, then it is handled as an Unsupported Request, which is the PCI Express equivalent of Conventional PCI's Master Abort termination. In general, one can determine the correct behavior by asking the question: Would the device assert DEVSEL# for this request in conventional PCI?

For device Functions with Type 0 headers (all types of Endpoints), it is relatively simple to answer this question. For Memory and I/O Requests, this determination is based on the address ranges the Function has been programmed to respond to. For Configuration requests, the Type 0 request format indicates the device is by definition the "target", although the device will still not claim the Configuration Request if it addresses an unimplemented Function.

For device Functions with Type 1 headers (Root Ports, Switches and Bridges), the same question can generally be applied, but since the behavior of a conventional PCI bridge is more complicated than that of a Type 0 Function, it is somewhat more difficult to determine the answers. One must consider Root Ports and Switch Ports as if they were actually composed of conventional PCI to PCI bridges, and then at each stage consider the configuration settings of the virtual bridge to determine the correct behavior.

PCI Express Messages do not exist in conventional PCI, so the above guideline cannot be applied. This specification describes specifically for each type of Message when a device must handle the request as an Unsupported Request. Messages pass through Root and Switch Ports unaffected by conventional PCI control mechanisms including Bus Master Enable and power state setting.

Note that CA, which is the PCI Express equivalent to Target Abort, is used only to indicate a serious error that makes the Completer permanently unable to respond to a request that it would otherwise have normally responded to. Since Target Abort is used in conventional PCI only when a target has asserted DEVSEL#, is incorrect to use a CA for any case where a Conventional PCI target would have ignored a request by not asserting DEVSEL#.

- If the Request is a Message, and the Message Code, routing field, or Msg / MsgD indication corresponds to a
 combination that is undefined, or that corresponds to a Message not supported by the device Function, (other
 than Vendor_Defined Type 1, which is not treated as an error see <u>Table F-1</u>), the Request is an Unsupported
 Request, and is reported according to Section 6.2
 - If the Message Code is a supported value, process the Message according to the corresponding Message processing rules; if the Message Code is an Ignored Message and the Receiver is ignoring it, ignore the Message without reporting any error (see Section 2.2.8.7)
- If the Request is a Message with a routing field that indicates Routed by ID, and if the Request is received by a device Function with Type 0 headers, it is strongly recommended that the device be treated as the target of the Message regardless of the Bus Number and Device Number specified in the destination ID field of the Request
 - If the Function specified in the destination ID is unimplemented, it is strongly recommended that the Request be handled as an Unsupported Request, and that it is reported as specified in Section 6.2

If the Request is not a Message, and is a supported Type, specific implementations may be optimized based on a defined programming model that ensures that certain types of (otherwise legal) Requests will never occur. Such implementations may take advantage of the following rule:

- If the Request violates the programming model of the device Function, the Function may optionally treat the Request as a Completer Abort, instead of handling the Request normally
 - If the Request is treated as a Completer Abort, this is a reported error associated with the Function (see Section 6.2)
 - If the Request requires Completion, a Completion Status of CA is returned (see Section 2.2.8.10)

Optimizations Based on Restricted Programming Model

When a device's programming model restricts (versus what is otherwise permitted in PCI Express) the characteristics of a Request, that device is permitted to return a CA Completion Status for any Request that violates the programming model. Examples include unaligned or wrong-size access to a register block and unsupported size of request to a Memory Space.

Generally, devices are able to assume a restricted programming model when all communication will be between the device's driver software and the device itself. Devices that may be accessed directly by operating system software or by applications that may not comprehend the restricted programming model of the device (typically devices that implement legacy capabilities) should be designed to support all types of Requests that are possible in the existing usage model for the device. If this is not done, the device may fail to operate with existing software.

If the Request arrives between the time an FLR has been initiated and the completion of the FLR by the targeted Function, the Request is permitted to be silently discarded (following update of flow control credits) without logging or signaling it as an error. It is recommended that the Request be handled as an Unsupported Request (UR).

- Otherwise (supported Request Type, not a Message), process the Request
 - If the Completer is permanently unable to process the Request due to a device-specific error condition the Completer must, if possible, handle the Request as a Completer Abort
 - This is a reported error associated with the Receiving Function, if the error can be isolated to a specific Function in the component, or to the Receiving Port if the error cannot be isolated (see Section 6.2)
 - For Configuration Requests only, following reset it is possible for a device to terminate the request but indicate that it is temporarily unable to process the Request, but will be able to process the Request in the future - in this case, the Configuration Request Retry Status (CRS) Completion Status is used (see Section 6.6). Valid reset conditions after which a device is permitted to return CRS are:
 - Cold, Warm, and Hot Resets
 - FLRs
 - A reset initiated in response to a D3_{Hot} to D0_{uninitialized} device state transition
 - A device Function is explicitly not permitted to return CRS following a software-initiated reset (other than an FLR) of the device, e.g., by the device's software driver writing to a device-specific reset bit. A device Function is not permitted to return CRS after it has indicated that it is Configuration-Ready (see Section 6.23.) without an intervening valid reset (i.e., FLR or Conventional Reset) condition, or if the Immediate Readiness bit in the Function's Status register is Set. Additionally, a device Function is not permitted to return CRS after having previously returned a Successful Completion without an intervening valid reset (i.e., FLR or Conventional Reset) condition.

- In the process of servicing the Request, the Completer may determine that the (otherwise acceptable) Request must be handled as an error, in which case the Request is handled according to the type of the error
 - Example: A PCI Express/PCI Bridge may initially accept a Request because it specifies a
 Memory Space range mapped to the secondary side of the Bridge, but the Request may
 Master Abort or Target Abort on the PCI side of the Bridge. From the PCI Express
 perspective, the status of the Request in this case is UR (for Master Abort) or CA (for Target
 Abort). If the Request requires Completion on PCI Express, the corresponding Completion
 Status is returned.
- If the Request is a type that requires a Completion to be returned, generate a Completion according to the rules for Completion formation (see Section 2.2.9)
 - The Completion Status is determined by the result of handling the Request
 - If the Request has an ECRC Check Failed error, then it is implementation-specific whether to return a Completion or not, and if so, which of the architected values to use for its Completion Status.
 However, it is strongly recommended that the Completer return a Completion with a UR Completion Status.
- Under normal operating conditions, PCI Express Endpoints and Legacy Endpoints must never delay the acceptance of a Posted Request for more than 10 µs, which is called the Posted Request Acceptance Limit. The device must either (a) be designed to process received Posted Requests and return associated Flow Control credits within the necessary time limit, or (b) rely on a restricted programming model to ensure that a Posted Request is never sent to the device either by software or by other devices while the device is unable to accept a new Posted Request within the necessary time limit.
 - The following are not considered normal operating conditions under which the Posted Request Acceptance Limit applies:
 - The period immediately following a Fundamental Reset (see Section 6.6)
 - TLP retransmissions or Link retraining
 - One or more dropped Flow Control Packets (FCPs)
 - The device being in a diagnostic mode
 - The device being in a device-specific mode that is not intended for normal use
 - The following are considered normal operating conditions, but any delays they cause do not count against the Posted Request Acceptance Limit:
 - Upstream TLP traffic delaying Upstream FCPs
 - The Link coming out of a low-power state
 - Arbitration with traffic on other VCs
 - Though not a requirement, it is strongly recommended that RCiEPs also honor the Posted Request Acceptance Limit.
- If the device supports being a target for I/O Write Requests, which are Non-Posted Requests, it is strongly recommended that each associated Completion be returned within the same time limit as for Posted Request acceptance, although this is not a requirement.

Restricted Programming Model for Meeting the Posted Request Acceptance Limit

Some hardware designs may not be able to process every Posted Request within the required acceptance time limit. An example is writing to a command queue where commands can take longer than the acceptance time limit to complete. Subsequent writes to such a device when it is currently processing a previous write could experience acceptance delays that exceed the limit. Such devices may rely on a restricted programming model, where the device driver limits the rate of memory writes to the device, the driver polls the device to determine buffer availability before issuing the write transaction, or the driver implements some other software-based flow control mechanism.




Figure 2-43 Flowchart for Handling of Received Request

Configuration Request Retry Status

Some devices require a lengthy self-initialization sequence to complete before they are able to service Configuration Requests (common with intelligent I/O solutions on PCI). PCI/PCI-X architecture has specified a 2²⁵ (PCI) or 2²⁶ (PCI-X) clock "recovery time" T_{rhfa} following reset to provide the required self-initialization time for such devices. Section 6.6.1 specifies a 1.0 s recovery period for PCIe devices. PCIe architecture also provides an alternative to waiting for this worst-case recovery period via the Configuration Request Retry Status (CRS) Completion Status mechanism. A device in receipt of a Configuration Request following a valid reset condition may respond with a CRS Completion Status to terminate the Request, and thus effectively stall the Configuration Request until such time that the subsystem has completed local initialization and is ready to communicate with the host. Note that it is only legal to respond with a CRS Completion Status in response to a Configuration Request. Sending this Completion Status in response to any other Request type is illegal (see Section 2.3.2). Readiness Notifications (see Section 6.23) and Immediate Readiness (see Section 7.5.1.1.4 and Section 7.5.2.1) also forbid the use of CRS Completion Status in certain situations.

Receipt by the Requester of a Completion with CRS Completion Status terminates the Configuration Request on PCI Express. Further action by the Root Complex regarding the original Configuration Request is specified in Section 2.3.2.

Root Complexes that implement CRS Software Visibility have the ability to report the receipt of CRS Completion Status to software, enabling software to attend to other tasks rather than being stalled while the device completes its self-initialization. Software that intends to take advantage of this mechanism must ensure that the first access made to a device following a valid reset condition is a Configuration Read Request accessing both bytes of the Vendor ID field in the device's Configuration Space header. For this case only, the Root Complex, if enabled, will synthesize a special read-data value for the Vendor ID field to indicate to software that CRS Completion Status has been returned by the device. For other Configuration Requests, or when CRS Software Visibility is not enabled, the Root Complex will generally re-issue the Configuration Request until it completes with a status other than CRS as described in Section 2.3.2.

To avoid misbehaviors in systems that contain PCI Express to PCI/PCI-X Bridges, system software and/or the Root Complex should comprehend the limit T_{rhfa} for PCI/PCI-X agents as described in Section 2.8 and Section 6.6. Similarly, systems that contain PCIe components whose self-initialization time may require them to return a CRS Completion Status (by the rules in Section 6.6) should provide some mechanism for re-issuing Configuration Requests terminated with CRS status. In systems running legacy PCI/PCI-X based software, the Root Complex must re-issue the Configuration Request using a hardware mechanism to ensure proper enumeration of the system.

Refer to Section 6.6 for more information on reset.

2.3.1.1 Data Return for Read Requests

- Individual Completions for Memory Read Requests may provide less than the full amount of data Requested so long as all Completions for a given Request when combined return exactly the amount of data Requested in the Read Request.
 - Completions for different Requests cannot be combined.
 - I/O and Configuration Reads must be completed with exactly one Completion.

- The Completion Status for a Completion corresponds only to the status associated with the data returned with that Completion
 - A Completion with status other than Successful Completion terminates the Completions for a single Read Request
 - In this case, the value in the Length field is undefined, and must be ignored by the Receiver
- Completions must not include more data than permitted by Max_Payload_Size.
 - Receivers must check for violations of this rule. Refer to Section 2.2.

Note: This is simply a specific case of the rules that apply to all TLPs with data payloads

- Memory Read Requests may be completed with one, or in some cases, multiple Completions
- Read Completion Boundary (RCB) determines the naturally aligned address boundaries on which a Completer is permitted to break up the response for a single Read Request into multiple Completions.
 - For a Root Complex, RCB is 64 bytes or 128 bytes.
 - This value is reported in the Link Control register (see Section 7.5.3.7).

Note: Bridges and Endpoints may implement a corresponding command bit that may be set by system software to indicate the RCB value for the Root Complex, allowing the Bridge or Endpoint to optimize its behavior when the Root Complex's RCB is 128 bytes.

- For all other System Elements, RCB is 128 bytes.
- Completions for Requests that do not cross the naturally aligned address boundaries at integer multiples of RCB bytes must include all data specified in the Request.
- Requests that do cross the address boundaries at integer multiples of RCB bytes are permitted to be completed using more than one Completion subject to the following rules:
 - The first Completion must start with the address specified in the Request, and if successful must end at one of the following:
 - The address that satisfies the entire Request
 - An address boundary between the start and end of the Request at an integer multiple of RCB bytes
 - If the final Completion is sucessful, it must end at the address that satisfies the entire Request
 - All Completions between, but not including, the first and final Completions must be an integer multiple of RCB bytes in length
- Receivers may optionally check for violations of RCB. If a Receiver implementing this check determines that a Completion violates this rule, it must handle the Completion as a Malformed TLP.
 - This is a reported error associated with the Receiving Port (see Section 6.2).
- Multiple Memory Read Completions for a single Read Request must return data in increasing address order.
- If all the Memory Read Completions for a single Read Request have a Successful Completion Status, the sum of their payloads must equal the size requested.
- For each Memory Read Completion, the Byte Count field must indicate the remaining number of bytes required to complete the Request including the number of bytes returned with the Completion, except when the BCM bit is Set.²⁵
 - The total number of bytes required to complete a Memory Read Request is calculated as shown in Table 2-38.

- If a Memory Read Request is completed using multiple Completions, the Byte Count value for each successive Completion is the value indicated by the preceding Completion minus the number of bytes returned with the preceding Completion.
- The Completion Data area begins at the DW address specified by the Request. In the first or only Data DW of the first or only Completion, only the bytes configured as active in the First BE field in the Request contain valid data. Bytes configured as inactive in the First BE field in the Request will return undefined content.
- In the last Data DW of the last successful Completion, only the bytes configured as active in the Last BE field in the Request contain valid data. Bytes configured as inactive in the Last BE field in the Request will return undefined content.
- All the Completion Data bytes, including those with undefined content, are included in all CRC calculations.
- Figure 2-44 presents an example of the above. The example assumes a single Completion TLP is returned.




Figure 2-44 Example Completion Data when some Byte Enables are 0b

BCM Bit Usage

To satisfy certain PCI-X protocol constraints, a PCI-X Bridge or PCI-X Completer for a PCI-X burst read in some cases will set the Byte Count field in the first PCI-X transaction of the Split Completion sequence to indicate the size of just that first transaction instead of the entire burst read. When this occurs, the PCI-X Bridge/PCI-X Completer will also Set the BCM bit in that first PCI-X transaction, to indicate that the Byte Count field has been modified from its normal usage. Refer to the [PCI-X-2.0] for further details.

A PCI Express Memory Read Requester needs to correctly handle the case when a PCI-X Bridge/PCI-X Completer sets the BCM bit. When this occurs, the first Read Completion packet returned to the Requester will have the BCM bit Set, indicating that the Byte Count field reports the size of just that first packet instead of the entire remaining Byte Count. The Requester should not conclude at this point that other packets of the Read Completion are missing.

The BCM bit will never be Set in subsequent packets of the Read Completion, so the Byte Count field in those subsequent packets will always indicate the remaining Byte Count in each instance. Thus, the Requester can use the Byte Count field in these packets to determine if other packets of the Read Completion are missing.

PCI Express Completers will never Set the BCM bit.

Table 2-38 Calculating Byte Count from Length and Byte
Fnables

Enables				
First DW BE[3:0] (b)	Last DW BE[3:0] (b)	Total Byte Count		
1xx1	0000 ²⁶	4		
01x1	0000	3		
1x10	0000	3		
0011	0000	2		
0110	0000	2		
1100	0000	2		
0001	0000	1		
0010	0000	1		
0100	0000	1		
1000	0000	1		
0000	0000	1		
xxx1	1xxx	Length ²⁷ * 4		
xxx1	01xx	(Length * 4) - 1		
xxx1	001x	(Length * 4) - 2		

^{26.} Note that Last DW BE of 0000b is permitted only with a Length of 1 DW.

^{27.} Length is the number of DW as indicated by the value in the Length field, and is multiplied by 4 to yield a number in bytes.

First DW BE[3:0] (b)	Last DW BE[3:0] (b)	Total Byte Count
xxx1	0001	(Length * 4) - 3
xx10	1xxx	(Length * 4) - 1
xx10	01xx	(Length * 4) - 2
xx10	001x	(Length * 4) - 3
xx10	0001	(Length * 4) - 4
x100	1xxx	(Length * 4) - 2
x100	01xx	(Length * 4) - 3
x100	001x	(Length * 4) - 4
x100	0001	(Length * 4) - 5
1000	1xxx	(Length * 4) - 3
1000	01xx	(Length * 4) - 4
1000	001x	(Length * 4) - 5
1000	0001	(Length * 4) - 6

- For all Memory Read Completions, the Lower Address field must indicate the lower bits of the byte address for the first enabled byte of data returned with the Completion.
 - For the first (or only) Completion, the Completer can generate this field from the least significant 5 bits of the address of the Request concatenated with 2 bits of byte-level address formed as shown in Table 2-39.
 - For any subsequent Completions, the Lower Address field will always be zero except for Completions generated by a Root Complex with an RCB value of 64 bytes. In this case the least significant 6 bits of the Lower Address field will always be zero and the most significant bit of the Lower Address field will toggle according to the alignment of the 64-byte data payload.

Table 2-39 Calculating Lower Address from First DW BE

First DW BE[3:0] (b)	Lower Address[1:0] (b)			
0000	00			
xxx1	00			
xx10	01			
x100	10			
1000	11			

- When a Read Completion is generated with a Completion Status other than Successful Completion:
 - No data is included with the Completion
 - The Cpl (or CplLk) encoding is used instead of CplD (or CplDLk)
 - This Completion is the final Completion for the Request

- The Completer must not transmit additional Completions for this Request
 - Example: Completer split the Request into four parts for servicing; the second Completion had a Completer Abort Completion Status; the Completer terminated servicing for the Request, and did not Transmit the remaining two Completions.
- The Byte Count field must indicate the remaining number of bytes that would be required to complete the Request (as if the Completion Status were Successful Completion)
- The Lower Address field must indicate the lower bits of the byte address for the first enabled byte of data that would have been returned with the Completion if the Completion Status were Successful Completion

Restricted Programming Model

When a device's programming model restricts (vs. what is otherwise permitted in PCI Express) the size and/or alignment of Read Requests directed to the device, that device is permitted to use a Completer Abort Completion Status for Read Requests that violate the programming model. An implication of this is that such devices, generally devices where all communication will be between the device's driver software and the device itself, need not necessarily implement the buffering required to generate Completions of length RCB. However, in all cases, the boundaries specified by RCB must be respected for all reads that the device will complete with Successful Completion status.

Examples:

1. Memory Read Request with Address of 1 0000h and Length of C0h bytes (192 decimal) could be completed by a Root Complex with an RCB value of 64 bytes with one of the following combinations of Completions (bytes):

```
192 -or- 128, 64 -or- 64, 128 -or- 64, 64, 64
```

2. Memory Read Request with Address of 1 0000h and Length of C0h bytes (192 decimal) could be completed by a Root Complex with an RCB value of 128 bytes in one of the following combinations of Completions (bytes):

```
192 -or- 128, 64
```

3. Memory Read Request with Address of 1 0020h and Length of 100h bytes (256 decimal) could be completed by a Root Complex with an RCB value of 64 bytes in one of the following combinations of Completions (bytes):

```
256 - or-
32, 224 - or- 32, 64, 160 - or- 32, 64, 64, 96 - or- 32, 64, 64, 64, 32 - or-
32, 64, 128, 32 - or- 32, 128, 96 - or- 32, 128, 64, 32 - or-
96, 160 - or- 96, 128, 32 - or- 96, 64, 96 - or- 96, 64, 64, 32 - or-
```

4. Memory Read Request with Address of 1 0020h and Length of 100h bytes (256 decimal) could be completed by an Endpoint in one of the following combinations of Completions (bytes):

```
256 -or- 96, 160 -or- 96, 128, 32 -or- 224, 32
```

160, 96 -or- 160, 64, 32 -or- 224, 32

2.3.2 Completion Handling Rules

- When a device receives a Completion that does not match the Transaction ID for any of the outstanding Requests issued by that device, the Completion is called an "Unexpected Completion".
- If a received Completion matches the Transaction ID of an outstanding Request, but in some other way does not match the corresponding Request (e.g., a problem with Attributes, Traffic Class, Byte Count, Lower Address, etc.), it is strongly recommended for the Receiver to handle the Completion as a Malformed TLP.
 - The Completer must not check the IDO Attribute (Attribute Bit 2) in the Completion, since the Requester is not required to copy the value of IDO from the Request into the Completion for that request as stated in Section 2.2.6.4 and Section 2.2.9.
 - However, if the Completion is otherwise properly formed, it is permitted²⁸ for the Receiver to handle the Completion as an Unexpected Completion.
- When an Ingress Port of a Switch receives a Completion that cannot be forwarded, that Ingress Port must handle the Completion as an Unexpected Completion. This includes Completions that target:
 - · a non-existent Function in the Device associated with the Upstream Port,
 - a non-existent Device on the Bus associated with the Upstream Port,
 - a non-existent Device or Function on the internal switching fabric, or
 - a Bus Number within the Upstream Port's Bus Number aperture but not claimed by any Downstream Port.
- · Receipt of an Unexpected Completion is an error and must be handled according to the following rules:
 - The agent receiving an Unexpected Completion must discard the Completion.
 - An Unexpected Completion is a reported error associated with the Receiving Port (see Section 6.2).

Note: Unexpected Completions are assumed to occur mainly due to Switch misrouting of the Completion. The Requester of the Request may not receive a Completion for its Request in this case, and the Requester's Completion Timeout mechanism (see Section 2.8) will terminate the Request.

- Completions with a Completion Status other than Successful Completion or Configuration Request Retry Status (in response to Configuration Request only) must cause the Requester to:
 - Free Completion buffer space and other resources associated with the Request.
 - Handle the error via a Requester-specific mechanism (see Section 6.2.3.2.5).
 - If the Completion arrives between the time an FLR has been initiated and the completion of the FLR by the targeted Function, the Completion is permitted to be handled as an Unexpected Completion or to be silently discarded (following update of flow control credits) without logging or signaling it as an error. Once the FLR has completed, received Completions corresponding to Requests issued prior to the FLR must be handled as Unexpected Completions, unless the Function has been re-enabled to issue Requests.
- Root Complex handling of a Completion with Configuration Request Retry Status for a Configuration Request is implementation specific, except for the period following system reset (see <u>Section 6.6</u>). For Root Complexes that support CRS Software Visibility, the following rules apply:
 - If CRS Software Visibility is not enabled, the Root Complex must re-issue the Configuration Request as a new Request.
 - If CRS Software Visibility is enabled (see below):

^{28.} For the case where only the Byte Count or Lower Address fields mismatch the expected values for a Memory Read Request, it is actually recommended for the Receiver to handle the Completion as an Unexpected Completion, since the mismatch might be caused by a previous Completion being misrouted.

- For a Configuration Read Request that includes both bytes of the Vendor ID field of a device Function's Configuration Space Header, the Root Complex must complete the Request to the host by returning a read-data value of 0001h for the Vendor ID field and all '1's for any additional bytes included in the request. This read-data value has been reserved specifically for this use by the PCI-SIG and does not correspond to any assigned Vendor ID.
- For a Configuration Write Request or for any other Configuration Read Request, the Root Complex must re-issue the Configuration Request as a new Request.
 A Root Complex implementation may choose to limit the number of Configuration Request/ CRS Completion Status loops before determining that something is wrong with the target of the Request and taking appropriate action, e.g., complete the Request to the host as a failed transaction.

CRS Software Visibility may be enabled through the CRS Software Visibility Enable bit in the Root Control register (see Section 7.5.3.12) to control Root Complex behavior on an individual Root Port basis. Alternatively, Root Complex behavior may be managed through the CRS Software Visibility Enable bit in the Root Complex Register Block (RCRB) Control register as described in Section 7.9.7.4, permitting the behavior of one or more Root Ports or RCiEPs to be controlled by a single Enable bit. For this alternate case, each Root Port or RCiEP declares its association with a particular Enable bit via an RCRB header association in a Root Complex Link Declaration Capability (see Section 7.9.8). Each Root Port or RCiEP is permitted to be controlled by at most one Enable bit. Thus, for example, it is prohibited for a Root Port whose Root Control register contains an Enable bit to declare an RCRB header association to an RCRB that also includes an Enable bit in its RCRB Header Capability. The presence of an Enable bit in a Root Port or RCRB Header Capability is indicated by the corresponding CRS Software Visibility bit (see Section 7.5.3.13 and Section 7.9.7.3, respectively).

- Completions with a Configuration Request Retry Status in response to a Request other than a Configuration Request are illegal. Receivers may optionally report these violations as Malformed TLPs.
 - This is a reported error associated with the Receiving Port (see Section 6.2).
- Completions with a Reserved Completion Status value are treated as if the Completion Status was Unsupported Request (UR).
- Completions with a Completion Status of Unsupported Request or Completer Abort are reported using the conventional PCI reporting mechanisms (see Section 7.5.1.1.4).
 - Note that the error condition that triggered the generation of such a Completion is reported by the Completer as described in Section 6.2.
- When a Read Completion or an AtomicOp Completion is received with a Completion Status other than Successful Completion:
 - No data is included with the Completion
 - The Cpl (or CplLk) encoding is used instead of CplD (CplDLk)
 - This Completion is the final Completion for the Request
 - The Requester must consider the Request terminated, and not expect additional Completions
 - Handling of partial Completions Received earlier is implementation specific

Example: The Requester received 32 bytes of Read data for a 128-byte Read Request it had issued, then it receives a Completion with the Completer Abort Completion Status. The Requester then must free the internal resources that had been allocated for that particular Read Request.

Read Data Values with UR Completion Status

Some system configuration software depends on reading a data value of all 1's when a Configuration Read Request is terminated as an Unsupported Request, particularly when probing to determine the existence of a device in the system. A Root Complex intended for use with software that depends on a read-data value of all 1's must synthesize this value when UR Completion Status is returned for a Configuration Read Request.

2.4 Transaction Ordering

2.4.1 Transaction Ordering Rules

Table 2-40 defines the ordering requirements for PCI Express Transactions. The rules defined in this table apply uniformly to all types of Transactions on PCI Express including Memory, I/O, Configuration, and Messages. The ordering rules defined in this table apply within a single Traffic Class (TC). There is no ordering requirement among transactions with different TC labels. Note that this also implies that there is no ordering required between traffic that flows through different Virtual Channels since transactions with the same TC label are not allowed to be mapped to multiple VCs on any PCI Express Link.

For <u>Table 2-40</u>, the columns represent a first issued transaction and the rows represent a subsequently issued transaction. The table entry indicates the ordering relationship between the two transactions. The table entries are defined as follows:

Yes

The second transaction (row) must be allowed to pass the first (column) to avoid deadlock. (When blocking occurs, the second transaction is required to pass the first transaction. Fairness must be comprehended to prevent starvation.)

Y/N

There are no requirements. The second transaction may optionally pass the first transaction or be blocked by it.

No

The second transaction must not be allowed to pass the first transaction. This is required to support the producer/consumer strong ordering model.

Table 2-40 Ordering Rules Summary

Tuble 2 40 Gracing Rates Summary					
Row Pass Column?		Posted Request (Col 2)	Non-Posted Request		Completion
			Read Request (Col 3)	NPR with Data (Col 4)	(Col 5)
Posted Request (Row A)		a) No b) Y/N	Yes	Yes	a) Y/N b) Yes
Non-Posted Request	Read Request (Row B)	a) No b) Y/N	<u>Y/N</u>	<u>Y/N</u>	Y/N
	NPR with Data (Row C)	a) No b) Y/N	<u>Y/N</u>	<u>Y/N</u>	Y/N

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

Row Pass Column?	Posted Request (Col 2)	Non-Posted Request		Completion
		Read Request (Col 3)	NPR with Data (Col 4)	(Col 5)
Completion (Row D)	a) No b) Y/N	Yes	Yes	a) Y/N b) No

Explanation of the row and column headers in Table 2-40:

A **Posted Request** is a Memory Write Request or a Message Request.

A Read Request is a Configuration Read Request, an I/O Read Request, or a Memory Read Request.

An **NPR** (Non-Posted Request) **with Data** is a Configuration Write Request, an I/O Write Request, or an AtomicOp Request.

A Non-Posted Request is a Read Request or an NPR with Data.

Explanation of the entries in Table 2-40:

A2a

A Posted Request must not pass another Posted Request unless A2b applies.

A2b

A Posted Request with RO²⁹ Set is permitted to pass another Posted Request.³⁰ A Posted Request with IDO Set is permitted to pass another Posted Request if the two Requester IDs are different or if both Requests contain a PASID TLP Prefix and the two PASID values are different.

A3, A4

A Posted Request must be able to pass Non-Posted Requests to avoid deadlocks.

A5a

A Posted Request is permitted to pass a Completion, but is not required to be able to pass Completions unless A5b applies.

A₅b

Inside a PCI Express to PCI/PCI-X Bridge whose PCI/PCI-X bus segment is operating in conventional PCI mode, for transactions traveling in the PCI Express to PCI direction, a Posted Request must be able to pass Completions to avoid deadlock.

B₂a

A Read Request must not pass a Posted Request unless B2b applies.

B₂b

A Read Request with IDO Set is permitted to pass a Posted Request if the two Requester IDs are different or if both Requests contain a PASID TLP Prefix and the two PASID values are different.

C2a

An NPR with Data must not pass a Posted Request unless C2b applies.

C₂b

An NPR with Data and with RO Set³¹ is permitted to pass Posted Requests. An NPR with Data and with IDO Set is permitted to pass a Posted Request if the two Requester IDs are different or if both Requests contain a PASID TLP Prefix and the two PASID values are different.

B3, B4, C3, C4

A Non-Posted Request is permitted to pass another Non-Posted Request.

B5, C5

A Non-Posted Request is permitted to pass a Completion.

D2a

A Completion must not pass a Posted Request unless D2b applies.

D₂b

An I/O or Configuration Write Completion³² is permitted to pass a Posted Request. A Completion with RO Set is permitted to pass a Posted Request. A Completion with IDO Set is permitted to pass a Posted Request if the Completer ID of the Completion is different from the Requester ID of the Posted Request.

D3, D4

A Completion must be able to pass Non-Posted Requests to avoid deadlocks.

D5a

Completions with different Transaction IDs are permitted to pass each other.

D₅b

Completions with the same Transaction ID must not pass each other. This ensures that multiple Completions associated with a single Memory Read Request will remain in ascending address order.

Additional Rules:

- PCI Express Switches are permitted to allow a Memory Write or Message Request with the Relaxed Ordering bit
 set to pass any previously posted Memory Write or Message Request moving in the same direction. Switches
 must forward the Relaxed Ordering attribute unmodified. The Root Complex is also permitted to allow data
 bytes within the Request to be written to system memory in any order. (The bytes must be written to the
 correct system memory locations. Only the order in which they are written is unspecified).
- · For Root Complex and Switch, Memory Write combining (as defined in the [PCI]) is prohibited.
 - Note: This is required so that devices can be permitted to optimize their receive buffer and control logic for Memory Write sizes matching their natural expected sizes, rather than being required to support the maximum possible Memory Write payload size.
- Combining of Memory Read Requests, and/or Completions for different Requests is prohibited.
- The No Snoop bit does not affect the required ordering behavior.
- For Root Ports and Switch Downstream Ports, acceptance of a Posted Request or Completion must not depend upon the transmission of a Non-Posted Request within the same traffic class.³³
- For Switch Upstream Ports, acceptance of a Posted Request or Completion must not depend upon the transmission on a Downstream Port of Non-Posted Request within the same traffic class.³⁴

^{31.} Note: Not all NPR with Data transactions are permitted to have RO Set.

^{32.} Note: Not all components can distinguish I/O and Configuration Write Completions from other Completions. In particular, routing elements not serving as the associated Requester or Completer generally cannot make this distinction. A component must not apply this rule for I/O and Configuration Write Completions unless it is certain of the associated Request type.

^{33.} Satisfying the above rules is a necessary, but not sufficient condition to ensure deadlock free operation. Deadlock free operation is dependent upon the system topology, the number of Virtual Channels supported and the configured Traffic Class to Virtual Channel mappings. Specification of platform and system constraints to ensure deadlock free operation is outside the scope of this specification (see Appendix D for a discussion of relevant issues).

^{34.} Satisfying the above rules is a necessary, but not sufficient condition to ensure deadlock free operation. Deadlock free operation is dependent upon the system topology, the number of Virtual Channels supported and the configured Traffic Class to Virtual Channel mappings. Specification of platform and system constraints to ensure deadlock free operation is outside the scope of this specification (see Appendix D for a discussion of relevant issues).

5.0-1.0-PUB — PCI Express® Base Specification Revision 5.0 Version 1.0

- For Endpoint, Bridge, and Switch Upstream Ports, the acceptance of a Posted Request must not depend upon the transmission of any TLP from that same Upstream Port within the same traffic class.
- For Endpoint, Bridge, and Switch Upstream Ports, the acceptance of a Non-posted Request must not depend
 upon the transmission of a Non-Posted Request from that same Upstream Port within the same traffic class.³⁶
- For Endpoint, Bridge, and Switch Upstream Ports, the acceptance of a Completion must not depend upon the transmission of any TLP from that same Upstream Port within the same traffic class.³⁷

Note that Endpoints are never permitted to block acceptance of a Completion.

- Completions issued for Non-Posted requests must be returned in the same Traffic Class as the corresponding Non-Posted request.
- Root Complexes that support peer-to-peer operation and Switches must enforce these transaction ordering rules for all forwarded traffic.

To ensure deadlock-free operation, devices should not forward traffic from one Virtual Channel to another. The specification of constraints used to avoid deadlock in systems where devices forward or translate transactions between Virtual Channels is outside the scope of this document (see Appendix D for a discussion of relevant issues).

^{35.} Satisfying the above rules is a necessary, but not sufficient condition to ensure deadlock free operation. Deadlock free operation is dependent upon the system topology, the number of Virtual Channels supported and the configured Traffic Class to Virtual Channel mappings. Specification of platform and system constraints to ensure deadlock free operation is outside the scope of this specification (see Appendix D for a discussion of relevant issues).

^{36.} Satisfying the above rules is a necessary, but not sufficient condition to ensure deadlock free operation. Deadlock free operation is dependent upon the system topology, the number of Virtual Channels supported and the configured Traffic Class to Virtual Channel mappings. Specification of platform and system constraints to ensure deadlock free operation is outside the scope of this specification (see Appendix D for a discussion of relevant issues).

^{37.} Satisfying the above rules is a necessary, but not sufficient condition to ensure deadlock free operation. Deadlock free operation is dependent upon the system topology, the number of Virtual Channels supported and the configured Traffic Class to Virtual Channel mappings. Specification of platform and system constraints to ensure deadlock free operation is outside the scope of this specification (see Appendix D for a discussion of relevant issues).

IMPLEMENTATION NOTE

Large Memory Reads vs. Multiple Smaller Memory Reads

Note that the rule associated with entry D5b in Table 2-40 ensures that for a single Memory Read Request serviced with multiple Completions, the Completions will be returned in address order. However, the rule associated with entry D5a permits that different Completions associated with distinct Memory Read Requests may be returned in a different order than the issue order for the Requests. For example, if a device issues a single Memory Read Request for 256 bytes from location 1000h, and the Request is returned using two Completions (see Section 2.3.1.1) of 128 bytes each, it is guaranteed that the two Completions will return in the following order:

1st Completion returned: Data from 1000h to 107Fh.

2nd Completion returned: Data from 1080h to 10FFh.

However, if the device issues two Memory Read Requests for 128 bytes each, first to location 1000h, then to location 1080h, the two Completions may return in either order:

1st Completion returned: Data from 1000h to 107Fh.

2nd Completion returned: Data from 1080h to 10FFh.

- or -

1st Completion returned: Data from 1080h to 10FFh.

2nd Completion returned: Data from 1000h to 107Fh.

2.4.2 Update Ordering and Granularity Observed by a Read Transaction

If a Requester using a single transaction reads a block of data from a Completer, and the Completer's data buffer is concurrently being updated, the ordering of multiple updates and granularity of each update reflected in the data returned by the read is outside the scope of this specification. This applies both to updates performed by PCI Express write transactions and updates performed by other mechanisms such as host CPUs updating host memory.

If a Requester using a single transaction reads a block of data from a Completer, and the Completer's data buffer is concurrently being updated by one or more entities not on the PCI Express fabric, the ordering of multiple updates and granularity of each update reflected in the data returned by the read is outside the scope of this specification.

As an example of update ordering, assume that the block of data is in host memory, and a host CPU writes first to location A and then to a different location B. A Requester reading that data block with a single read transaction is not guaranteed to observe those updates in order. In other words, the Requester may observe an updated value in location B and an old value in location A, regardless of the placement of locations A and B within the data block. Unless a Completer makes its own guarantees (outside this specification) with respect to update ordering, a Requester that relies on update ordering must observe the update to location B via one read transaction before initiating a subsequent read to location A to return its updated value.

As an example of update granularity, if a host CPU writes a QW to host memory, a Requester reading that QW from host memory may observe a portion of the QW updated and another portion of it containing the old value.

While not required by this specification, it is strongly recommended that host platforms guarantee that when a host CPU writes aligned DWs or aligned QWs to host memory, the update granularity observed by a PCI Express read will not be smaller than a DW.

IMPLEMENTATION NOTE

No Ordering Required Between Cachelines

A Root Complex serving as a Completer to a single Memory Read that requests multiple cachelines from host memory is permitted to fetch multiple cachelines concurrently, to help facilitate multi-cacheline completions, subject to Max_Payload_Size. No ordering relationship between these cacheline fetches is required.

2.4.3 Update Ordering and Granularity Provided by a Write Transaction

If a single write transaction containing multiple DWs and the Relaxed Ordering bit Clear is accepted by a Completer, the observed ordering of the updates to locations within the Completer's data buffer must be in increasing address order. This semantic is required in case a PCI or PCI-X Bridge along the path combines multiple write transactions into the single one. However, the observed granularity of the updates to the Completer's data buffer is outside the scope of this specification.

While not required by this specification, it is strongly recommended that host platforms guarantee that when a PCI Express write updates host memory, the update granularity observed by a host CPU will not be smaller than a DW.

As an example of update ordering and granularity, if a Requester writes a QW to host memory, in some cases a host CPU reading that QW from host memory could observe the first DW updated and the second DW containing the old value.

2.5 Virtual Channel (VC) Mechanism

The Virtual Channel (VC) mechanism provides support for carrying, throughout the fabric, traffic that is differentiated using TC labels. The foundations of VCs are independent fabric resources (queues/buffers and associated control logic). These resources are used to move information across Links with fully independent Flow Control between different VCs. This is key to solving the problem of flow-control induced blocking where a single traffic flow may create a bottleneck for all traffic within the system.

Traffic is associated with VCs by mapping packets with particular TC labels to their corresponding VCs. The VC and Multi-Function Virtual Channel (MFVC) mechanisms allow flexible mapping of TCs onto the VCs. In the simplest form, TCs can be mapped to VCs on a 1:1 basis. To allow performance/cost tradeoffs, PCI Express provides the capability of mapping multiple TCs onto a single VC. Section 2.5.2 covers details of TC to VC mapping.

A Virtual Channel is established when one or multiple TCs are associated with a physical VC resource designated by Virtual Channel Identification (VC ID). This process is controlled by configuration software as described in Section 6.3, Section 7.9.1, and Section 7.9.2.

Support for TCs and VCs beyond the default TC0/VC0 pair is optional. The association of TC0 with VC0 is fixed, i.e., "hardwired", and must be supported by all components. Therefore the baseline TC/VC setup does not require any VC-specific hardware or software configuration. In order to ensure interoperability, components that do not implement the optional Virtual Channel Capability structure or Multi-Function Virtual Channel Capability structure must obey the following rules:

A Requester must only generate requests with TC0 label. (Note that if the Requester initiates requests with a TC label other than TC0, the requests may be treated as malformed by the component on the other side of the Link that implements the extended VC capability and applies TC Filtering.)

- A Completer must accept requests with TC label other than TC0, and must preserve the TC label. That is, any completion that it generates must have the same TC label as the label of the request.
- A Switch must map all TCs to VC0 and must forward all transactions regardless of the TC label.

A Device containing Functions capable of generating Requests with TC labels other than TC0 must implement suitable VC or MFVC Capability structures (as applicable), even if it only supports the default VC. Example Function types are Endpoints and Root Ports. This is required in order to enable mapping of TCs beyond the default configuration. It must follow the TC/VC mapping rules according to the software programming of the VC and MFVC Capability structures.

<u>Figure 2-45</u> illustrates the concept of Virtual Channel. Conceptually, traffic that flows through VCs is multiplexed onto a common physical Link resource on the Transmit side and de-multiplexed into separate VC paths on the Receive side.




Figure 2-45 Virtual Channel Concept - An Illustration

Internal to the Switch, every Virtual Channel requires dedicated phys <u>Figure 2-46</u> shows conceptually the VC resources within the Switch (shown in Figure 2-45) that are required to support traffic flow in the Upstream direction.




Figure 2-46 Virtual Channel Concept - Switch Internals (Upstream Flow)

An MFD may implement Virtual Channel resources similar to a subset of those in a Switch, for the purpose of managing the Quality of Service (QoS) for Upstream requests from the different Functions to the device's Upstream Egress Port.

IMPLEMENTATION NOTE

VC and VC Buffering Considerations

The amount of buffering beyond the architectural minimums per supported VC is implementation-specific.

Buffering beyond the architectural minimums is not required to be identical across all VCs on a given Link. That is, an implementation may provide greater buffer depth for selected VCs as a function of implementation usage models and other Link attributes, e.g., Link width and signaling.

Implementations may adjust their buffering per VC based on implementation-specific policies derived from configuration and VC enablement. For example, if a four VC implementation has only two VCs enabled, the implementation may assign the non-enabled VC buffering to the enabled VCs to improve fabric efficiency/performance by reducing the probability of fabric backpressure due to Link-level flow control.

The number of VCs supported, and the associated buffering per VC per Port, are not required to be the same for all Ports of a multi-Port component (a Switch or Root Complex).

2.5.1 Virtual Channel Identification (VC ID)

PCI Express Ports can support 1 to 8 Virtual Channels - each Port is independently configured/managed therefore allowing implementations to vary the number of VCs supported per Port based on usage model-specific requirements. These VCs are uniquely identified using the VC ID mechanism.

Note that while DLLPs contain VC ID information for Flow Control accounting, TLPs do not. The association of TLPs with VC ID for the purpose of Flow Control accounting is done at each Port of the Link using TC to VC mapping as discussed in Section 2.5.2.

All Ports that support more than VC0 must provide at least one VC Capability structure according to the definition in Section 7.9.1. An MFD is permitted to implement the MFVC Capability structure, as defined in Section 7.9.2. Providing these extended structures is optional for Ports that support only the default TC0/VC0 configuration. Configuration software is responsible for configuring Ports on both sides of the Link for a matching number of VCs. This is accomplished by scanning the hierarchy and using VC or MFVC Capability registers associated with Ports (that support more than default VC0) to establish the number of VCs for the Link. Rules for assigning VC ID to VC hardware resources within a Port are as follows:

- VC ID assignment must be unique per Port The same VC ID cannot be assigned to different VC hardware resources within the same Port.
- VC ID assignment must be the same (matching in the terms of numbers of VCs and their IDs) for the two Ports on both sides of a Link.
- If an MFD implements an MFVC Capability structure, its VC hardware resources are distinct from the VC hardware resources associated with any VC Capability structures of its Functions. The VC ID uniqueness requirement (first bullet above) still applies individually for the MFVC and any VC Capability structures. In addition, the VC ID cross-Link matching requirement (second bullet above) applies for the MFVC Capability structure, but not the VC Capability structures of the Functions.
- VC ID 0 is assigned and fixed to the default VC.

2.5.2 TC to VC Mapping

Every Traffic Class that is supported must be mapped to one of the Virtual Channels. The mapping of TC0 to VC0 is fixed.

The mapping of TCs other than TC0 is system software specific. However, the mapping algorithm must obey the following rules:

- One or multiple TCs can be mapped to a VC.
- One TC must not be mapped to multiple VCs in any Port or Endpoint Function.
- TC/VC mapping must be identical for Ports on both sides of a Link.

Table 2-41 provides an example of TC to VC mapping.

Table	2-41	TC to	VC M	lannina	Example
Tuble	2-41	100	V C IVI	ubbillu	LXUIIIDIE

Supported VC Configurations	TC/VC Mapping Options
VC0	TC(0-7)/VC0
VC0, VC1	TC(0-6)/VC0, TC7/VC1
VC0-VC3	TC(0-1)/VC0, TC(2-4)/VC1, TC(5-6)/VC2, TC7/VC3
VC0-VC7	TC[0:7]/VC[0:7]

Notes on conventions:

TCn/VCk TCn mapped to VCk

TC(n-m)/VCk all TCs in the range n-m mapped to VCk (i.e., to the

same VC)

TC[n:m]/VC[n:m] TCn/VCn, TCn+1/ VCn+1, ..., TCm/VCm

<u>Figure 2-47</u> provides a graphical illustration of TC to VC mapping in several different Link configurations. For additional considerations on TC/VC, refer to Section 6.3.




Figure 2-47 An Example of TC/VC Configurations

2.5.3 VC and TC Rules

Here is a summary of key rules associated with the TC/VC mechanism:

- All devices must support the general purpose I/O Traffic Class, i.e., TC0 and must implement the default VC0.
- Each Virtual Channel (VC) has independent Flow Control.
- There are no ordering relationships required between different TCs.
- There are no ordering relationships required between different VCs.
- A Switch's peer-to-peer capability applies to all Virtual Channels supported by the Switch.
- An MFD's peer-to-peer capability between different Functions applies to all Virtual Channels supported by the MFD.

- Transactions with a TC that is not mapped to any enabled VC in an Ingress Port are treated as Malformed TLPs by the receiving device.
- For Switches, transactions with a TC that is not mapped to any of the enabled VCs in the target Egress Port are treated as Malformed TLPs.
- For a Root Port, transactions with a TC that is not mapped to any of the enabled VCs in the target RCRB are
 treated as Malformed TLPs.
- For MFDs with an MFVC Capability structure, any transaction with a TC that is not mapped to an enabled VC in the MFVC Capability structure is treated as a Malformed TLP.
- Switches must support independent TC/VC mapping configuration for each Port.
- A Root Complex must support independent TC/VC mapping configuration for each RCRB, the associated Root Ports, and any RCiEPs.

For more details on the VC and TC mechanisms, including configuration, mapping, and arbitration, refer to Section 6.3.

2.6 Ordering and Receive Buffer Flow Control

Flow Control (FC) is used to prevent overflow of Receiver buffers and to enable compliance with the ordering rules defined in Section 2.4. Note that the Flow Control mechanism is used by the Requester to track the queue/buffer space available in the agent across the Link as shown in Figure 2-48. That is, Flow Control is point-to-point (across a Link) and not end-to-end. Flow Control does not imply that a Request has reached its ultimate Completer.




Figure 2-48 Relationship Between Requester and Ultimate Completer

Flow Control is orthogonal to the data integrity mechanisms used to implement reliable information exchange between Transmitter and Receiver. Flow Control can treat the flow of TLP information from Transmitter to Receiver as perfect, since the data integrity mechanisms ensure that corrupted and lost TLPs are corrected through retransmission (see Section 3.6).

Each Virtual Channel maintains an independent Flow Control credit pool. The FC information is conveyed between two sides of the Link using DLLPs. The VC ID field of the DLLP is used to carry the VC ID that is required for proper Flow Control credit accounting.

Flow Control mechanisms used internally within an MFD are outside the scope of this specification.

Flow Control is handled by the Transaction Layer in cooperation with the Data Link Layer. The Transaction Layer performs Flow Control accounting functions for Received TLPs and "gates" TLP Transmissions based on available credits for transmission even if those TLPs are eventually nullified.

Note: Flow Control is a function of the Transaction Layer and, therefore, the following types of information transmitted on the interface are not associated with Flow Control Credits: LCRC, Packet Framing Symbols, other Special Symbols,

and Data Link Layer to Data Link Layer inter-communication packets. An implication of this fact is that these types of information must be processed by the Receiver at the rate they arrive (except as explicitly noted in this specification).

Also, any TLPs transferred from the Transaction Layer to the Data Link and Physical Layers must have first passed the Flow Control "gate". Thus, both Transmit and Receive Flow Control mechanisms are unaware if the Data Link Layer transmits a TLP repeatedly due to errors on the Link.

2.6.1 Flow Control Rules

In this and other sections of this specification, rules are described using conceptual "registers" that a device could use in order to implement a compliant implementation. This description does not imply or require a particular implementation and is used only to clarify the requirements.

- Flow Control information is transferred using Flow Control Packets (FCPs), which are a type of DLLP (see Section 3.5).
- The unit of Flow Control credit is 4 DW for data.
- · For headers:
 - The unit of Flow Control credit for Receivers that do not support TLP Prefixes is the sum of one maximum-size Header and TLP Digest.
 - The unit of Flow Control credits for Receivers that support End-End TLP Prefixes is the sum of one maximum-size Header, TLP Digest, and the maximum number of End-End TLP Prefixes permitted in a TLP.
 - The management of Flow Control for Receivers that support Local TLP Prefixes is dependent on the Local TLP Prefix type.
- Each Virtual Channel has independent Flow Control.
- Flow Control distinguishes three types of TLPs (note relationship to ordering rules see Section 2.4):
 - Posted Requests (P) Messages and Memory Writes
 - Non-Posted Requests (NP) All Reads, I/O Writes, Configuration Writes, and AtomicOps
 - Completions (Cpl) Associated with corresponding NP Requests
- In addition, Flow Control distinguishes the following types of TLP information within each of the three types:
 - Headers (H)
 - Data (D)
- Thus, there are six types of information tracked by Flow Control for each Virtual Channel, as shown in <u>Table</u> 2-42.

Table 2-42 Flow Control Credit Types

Credit Type	Applies to This Type of TLP Information
PH	Posted Request headers
PD	Posted Request Data payload
NPH	Non-Posted Request headers
NPD	Non-Posted Request Data payload
CplH	Completion headers
CplD	Completion Data payload

• TLPs consume Flow Control credits as shown in Table 2-43.

Table 2-43 TLP Flow Control Credit Consumption

TLP	Credit Consumed ³⁸
Memory, I/O, Configuration Read Request	1 NPH unit
Memory Write Request	1 PH + n PD units ³⁹
I/O, Configuration Write Request	1 NPH + 1 NPD Note: size of data written is never more than 1 (aligned) DW
AtomicOp Request	1 NPH + n NPD units
Message Requests without data	1 PH unit
Message Requests with data	1 PH + n PD units
Memory Read Completion	1 CplH + n CplD units
I/O, Configuration Read Completions	1 CplH unit + 1 CplD unit
I/O, Configuration Write Completions	1 CplH unit
AtomicOp Completion	1 CplH unit + 1 CplD unit Note: size of data returned is never more than 4 (aligned) DWs.

- Components must implement independent Flow Control for all Virtual Channels that are supported by that component.
- Flow Control is initialized autonomously by hardware only for the default Virtual Channel (VC0).
 - VC0 is initialized when the Data Link Layer is in the DL_Init state following reset (see <u>Section 3.2</u> and Section 3.4).
- When other Virtual Channels are enabled by software, each newly enabled VC will follow the Flow Control initialization protocol (see Section 3.4).
 - Software enables a Virtual Channel by setting the VC Enable bits for that Virtual Channel in both components on a Link (see Section 7.9.1 and Section 7.9.2).

Note: It is possible for multiple VCs to be following the Flow Control initialization protocol simultaneously - each follows the initialization protocol as an independent process.

- Software disables a Virtual Channel by clearing the VC Enable bits for that Virtual Channel in both components on a Link.
 - Disabling a Virtual Channel for a component resets the Flow Control tracking mechanisms for that Virtual Channel in that component.
- InitFC1 and InitFC2 FCPs are used only for Flow Control initialization (see Section 3.4).
- An InitFC1, InitFC2, or UpdateFC FCP that specifies a Virtual Channel that is disabled is discarded without
 effect.

- During FC initialization for any Virtual Channel, including the default VC initialized as a part of Link initialization, Receivers must initially advertise VC credit values equal to or greater than those shown in <u>Table</u> 2-44.
 - If Scaled Flow Control is not supported or supported but not activated, use the values in the "Scale Factor 1" column.
- If Scaled Flow Control is supported and activated, use the values in the column for the scaling factor associated with that credit type (see Section 3.4.2).

Table 2-44 Minimum Initial Flow Control Advertisements⁴⁰

المالة		Minimum Advertisement	
Credit Type	No Scaling or Scale Factor 1	Scale Factor 4	Scale Factor 16
PH	1 unit - credit value of 01h.	4 Units - credit value of 01h.	16 Units - credit value of 01h.
	Largest possible setting of the Max_Payload_Size for the component divided by FC Unit Size. For an MFD, this includes all Functions in the device.	Ceiling(Largest Max_Payload_Size / (FC Unit Size * 4)) + 1. For an MFD, this includes all Functions in the device.	Ceiling(Largest Max_Payload_Size / (FC Unit Size * 16)) + 1. For an MFD, this includes all Functions in the device.
PD	Example: If the largest Max_Payload_Size value supported is 1024 bytes, the smallest permitted initial credit value would be 040h.	Example: If the largest Max_Payload_Size value supported is 1024 bytes, the smallest permitted initial credit value would be 011h.	Example: If the largest Max_Payload_Size value supported is 1024 bytes, the smallest permitted initial credit value would be 005h.
NPH	1 unit - credit value of 01h.	4 Units - credit value of 01h.	16 Units - credit value of 01h.
NPD	Receiver that supports AtomicOp routing capability or any AtomicOp Completer capability: 2 units - credit value of 002h All other Receivers: 1 unit - credit value of 001h.	Receiver that supports AtomicOp routing capability or any AtomicOp Completer capability: 8 units - credit value of 002h All other Receivers: 4 units - credit value of 001h.	Receiver that supports AtomicOp routing capability or any AtomicOp Completer capability: 32 units - credit value of 002h All other Receivers: 16 units - credit value of 001h.
CplH	Root Complex (supporting peer-to-peer traffic between all Root Ports) and Switch: 1 FC unit - credit value of 01h Root Complex (not supporting peer-to-peer traffic between all Root Ports) and Endpoint: infinite FC units - initial credit value of all 0s. 41	Root Complex (supporting peer-to-peer traffic between all Root Ports) and Switch: 4 FC units - credit value of 01h Root Complex (not supporting peer-to-peer traffic between all Root Ports) and Endpoint: infinite FC units - initial credit value of all 0s. 42	Root Complex (supporting peer-to-peer traffic between all Root Ports) and Switch: 16 FC units - credit value of 01h Root Complex (not supporting peer-to-peer traffic between all Root Ports) and Endpoint: infinite FC units - initial credit value of all 0s. 43
CplD	Root Complex (supporting peer-to-peer traffic between all Root Ports) and Switch: Largest possible setting of the Max_Payload_Size for the component divided by FC Unit Size.	Root Complex (supporting peer-to-peer traffic between all Root Ports) and Switch: Ceiling(Largest Max_Payload_Size / (FC Unit Size * 4)) + 1.	Root Complex (supporting peer-to-peer traffic between all Root Ports) and Switch: Ceiling(Largest Max_Payload_Size / (FC Unit Size * 16)) + 1.

^{40.} PCI Express to PCI/PCI-X Bridge requirements are addressed in [PCIe-to-PCI-X-Bridge-1.0].

^{41.} This value is interpreted as infinite by the Transmitter, which will, therefore, never throttle.

^{42.} This value is interpreted as infinite by the Transmitter, which will, therefore, never throttle.

^{43.} This value is interpreted as infinite by the Transmitter, which will, therefore, never throttle.

Credit		Minimum Advertisement		
Type	No Scaling or Scale Factor 1	Scale Factor 4	Scale Factor 16	
	Root Complex (not supporting peer-to-peer traffic between all Root Ports) and Endpoint: infinite FC units - initial credit value of all 0s.	Root Complex (not supporting peer-to-peer traffic between all Root Ports) and Endpoint: infinite FC units - initial credit value of all 0s.	Root Complex (not supporting peer-to-peer traffic between all Root Ports) and Endpoint: infinite FC units - initial credit value of all 0s.	

- A Root Complex that supports no peer-to-peer traffic between Root Ports must advertise infinite Completion credits on every Root Port.
- A Root Complex that supports peer-to-peer traffic between some or all of its Root Ports may optionally
 advertise non-infinite Completion credits on those Root Ports. In this case, the Root Complex must ensure that
 deadlocks are avoided and forward progress is maintained for completions directed towards the Root
 Complex. Note that temporary stalls of completion traffic (due to a temporary lack of credit) are possible since
 Non-Posted requests forwarded by the RC may not have explicitly allocated completion buffer space.
- A Receiver that does not support Scaled Flow Control must never cumulatively issue more than 2047
 outstanding unused credits to the Transmitter for data payload or 127 for header. A Receiver that supports
 Scaled Flow Control must never cumulatively issue more outstanding unused data or header to the
 Transmitter than the Max Credits values shown in Table 3-2.
 - Components may optionally check for violations of this rule. If a component implementing this check determines a violation of this rule, the violation is a Flow Control Protocol Error (FCPE).
 - If checked, this is a reported error associated with the Receiving Port (see Section 6.2)
- If an Infinite Credit advertisement (value of 00h or 000h) has been made during initialization, no Flow Control updates are required following initialization.
 - If UpdateFC DLLPs are sent, the credit value fields must be Clear and must be ignored by the Receiver.
 The Receiver may optionally check for non-zero update values (in violation of this rule). If a component implementing this check determines a violation of this rule, the violation is a Flow Control Protocol Error (FCPE)
 - If checked, this is a reported error associated with the Receiving Port (see Section 6.2)
- If only the Data or header advertisement (but not both) for a given type (P, NP, or Cpl) has been made with infinite credits during initialization, the transmission of UpdateFC DLLPs is still required, but the credit field corresponding to the Data/header (advertised as infinite) must be set to zero and must be ignored by the Receiver.
 - The Receiver may optionally check for non-zero update values (in violation of this rule). If a Receiver implementing this check determines a violation of this rule, the violation is a Flow Control Protocol Error (FCPE).
 - If checked, this is a reported error associated with the Receiving Port (see Section 6.2).
- If Scaled Flow Control is activated, the HdrScale and DataScale fields in the UpdateFCs must match the values advertised during initialization (see Section 3.4.2).
 - The Receiver may optionally check for violations of this rule. If a Receiver implementing this check determines a violation of this rule, the violation is a Flow Control Protocol Error (FCPE).
 - If checked, this is a reported error associated with the Receiving Port (see Section 6.2).
- A received TLP using a VC that is not enabled is a Malformed TLP.
 - VC0 is always enabled.

- For VCs 1-7, a VC is considered enabled when the corresponding VC Enable bit in the VC Resource Control register has been Set, and once FC negotiation for that VC has exited the FC_INIT1 state and progressed to the FC_INIT2 state (see Section 3.4).
- $\circ~$ This is a reported error associated with the Receiving Port (see Section 6.2).
- TLP transmission using any VC 0-7 is not permitted until initialization for that VC has completed by exiting FC_INIT2 state.

For VCs 1-7, software must use the VC Negotiation Pending bit in the VC Resource Status register to ensure that a VC is not used until negotiation has completed by exiting the FC_INIT2 state in both components on a Link.

The [Field Size] parameter used in the following sections is described in Table 2-45 (see Section 3.4.2).

Table 2-45 [Field Size] Values							
Scaled Flow Control Supported	HdrScale or DataScale	[Field Size] for PH, NPH, CplH	[Field Size] for PD, NPD, CplD				
No	х	8	12				
Yes	00b	8	12				
Yes	01b	8	12				
Yes	10b	10	14				
Yes	11b	12	16				

2.6.1.1 FC Information Tracked by Transmitter

• For each type of information tracked, there are two quantities tracked for Flow Control TLP Transmission gating:

• CREDITS_CONSUMED

- Count of the total number of FC units consumed by TLP Transmissions made since Flow Control initialization, modulo 2^[Field Size] (where [Field Size] is defined in Table 2-45).
- Set to all 0's at interface initialization
- Updated for each TLP the Transaction Layer allows to pass the Flow Control gate for Transmission as shown:

(Where Increment is the size in FC credits of the corresponding part of the TLP passed through the gate, and [Field Size] is defined in Table 2-45)

∘ CREDIT_LIMIT

- The most recent number of FC units legally advertised by the Receiver. This quantity represents the total number of FC credits made available by the Receiver since Flow Control initialization, modulo 2^[Field Size] (where [Field Size] is defined in Table 2-45).
- Undefined at interface initialization

- Set to the value indicated during Flow Control initialization
- For each FC update received,
 - if <u>CREDIT_LIMIT</u> is not equal to the update value, set <u>CREDIT_LIMIT</u> to the update value
- If a Transmitter detects that a TLP it is preparing to transmit is malformed, it is strongly recommended that the Transmitter discard the TLP and handle the condition as an Uncorrectable Internal Error.
- If a Transmitter detects that a TLP it is preparing to transmit appears to be properly formed but with bad ECRC, it is strongly recommended that the Transmitter transmit the TLP and update its internal Flow Control credits accordingly.
- The Transmitter gating function must determine if sufficient credits have been advertised to permit the transmission of a given TLP. If the Transmitter does not have enough credits to transmit the TLP, it must block the transmission of the TLP, possibly stalling other TLPs that are using the same Virtual Channel. The Transmitter must follow the ordering and deadlock avoidance rules specified in Section 2.4, which require that certain types of TLPs must bypass other specific types of TLPs when the latter are blocked. Note that TLPs using different Virtual Channels have no ordering relationship, and must not block each other.
- The Transmitter gating function test is performed as follows:
 - For each required type of credit, the number of credits required is calculated as:

$$\frac{\textit{CUMULATIVE_CREDITS_REQUIRED}}{\text{mod } 2^{\text{[Field Size]}}} + \text{credit units required for pending TLP)}$$

Equation 2-2 CUMULATIVE_CREDITS_REQUIRED

 Unless <u>CREDIT_LIMIT</u> was specified as "infinite" during Flow Control initialization, the Transmitter is permitted to Transmit a TLP if, for each type of information in the TLP, the following equation is satisfied (using unsigned arithmetic):

$$\frac{(\text{CREDIT_LIMIT} - \text{CUMULATIVE_CREDITS_REQUIRED}) \text{ mod } 2^{\frac{[\text{Field Size}]}{2}} \leq 2^{\frac{[\text{Field Size}]}{2}} / 2}{\text{Equation } 2-3 \text{ Transmitter Gate}}$$

- If <u>CREDIT_LIMIT</u> was specified as "infinite" during Flow Control initialization, then the gating function is unconditionally satisfied for that type of credit.
- Note that some types of Transactions require more than one type of credit. (For example, Memory Write requests require PH and PD credits.)
- · When accounting for credit use and return, information from different TLPs is never mixed within one credit.
- When some TLP is blocked from Transmission by a lack of FC Credit, Transmitters must follow the ordering
 rules specified in <u>Section 2.4</u> when determining what types of TLPs must be permitted to bypass the stalled
 TLP.
- The return of FC credits for a Transaction must not be interpreted to mean that the Transaction has completed or achieved system visibility.
 - Flow Control credit return is used for receive buffer management only, and agents must not make any judgment about the Completion status or system visibility of a Transaction based on the return or lack of return of Flow Control information.

 When a Transmitter sends a nullified TLP, the Transmitter does not modify <u>CREDITS_CONSUMED</u> for that TLP (see Section 3.6.2.1).

2.6.1.2 FC Information Tracked by Receiver

- For each type of information tracked, the following quantities are tracked for Flow Control TLP Receiver accounting:
 - CREDITS_ALLOCATED
 - Count of the total number of credits granted to the Transmitter since initialization, modulo 2^[Field Size] (where [Field Size] is defined in Table 2-45)
 - Initially set according to the buffer size and allocation policies of the Receiver
 - This value is included in the InitFC and UpdateFC DLLPs (see Section 3.5)
 - Incremented as the Receiver Transaction Layer makes additional receive buffer space available by processing Received TLPs Updated as shown:

CREDITS_ALLOCATED:= (CREDITS_ALLOCATED + Increment) mod 2^[Field Size]

Equation 2-4 CREDITS_ALLOCATED

(Where Increment corresponds to the credits made available, and $\underline{\text{[Field Size]}}$ is defined in Table 2-45)

- CREDITS_RECEIVED (Optional for optional error check described below)
 - Count of the total number of FC units consumed by valid TLPs Received since Flow Control initialization, modulo 2^[Field Size] (where [Field Size] is defined in Table 2-45)
 - Set to all 0's at interface initialization
 - Updated as shown:

CREDITS_RECEIVED:= (CREDITS_RECEIVED + Increment) mod 2^[Field Size]

Equation 2-5 CREDITS_RECEIVED

(Where *Increment* is the size in FC units of the corresponding part of the received TLP, and [Field Size] is defined in Table 2-45)

for each Received TLP, provided that TLP:

- passes the Data Link Layer integrity checks
- is not malformed or (optionally) is malformed and is not ambiguous with respect to which buffer to release and is mapped to an initialized Virtual Channel
- does not consume more credits than have been allocated (see following rule)
- For a TLP with an ECRC Check Failed error, but which otherwise is unambiguous with respect to which buffer to release, it is strongly recommended that CREDITS_RECEIVED be updated.

- If a Receiver implements the CREDITS_RECEIVED counter, then when a nullified TLP is received, the Receiver does not modify CREDITS_RECEIVED for that TLP (see Section 3.6.2.1)
- A Receiver may optionally check for Receiver Overflow errors (TLPs exceeding <u>CREDITS_ALLOCATED</u>), by checking the following equation, using unsigned arithmetic:

 $\frac{(\text{CREDITS_ALLOCATED} - \text{CREDITS_RECEIVED}) \bmod 2^{\underline{[Field Size]}} \geq 2s^{\underline{[Field Size]}}/2}{Equation \ 2-6 \ \textit{Receiver Overflow Error Check}}$

If the check is implemented and this equation evaluates as true, the Receiver must:

- discard the TLP(s) without modifying the CREDITS_RECEIVED
- de-allocate any resources that it had allocated for the TLP(s)

If checked, this is a reported error associated with the Receiving Port (see Section 6.2).

Note: Following a Receiver Overflow error, Receiver behavior is undefined, but it is encouraged that the Receiver continues to operate, processing Flow Control updates and accepting any TLPs that do not exceed allocated credits.

- For non-infinite NPH, NPD, PH, and CplH types, an UpdateFC FCP must be scheduled for Transmission each time the following events occur:
 - a. when scaled flow control is not activated and the number of available FC credits of a particular type is zero and one or more units of that type are made available by TLPs processed,
 - b. when scaled flow control is not activated, the NPD credit drops below 2, the Receiver supports either the AtomicOp routing capability or the 128-bit CAS Completer capability, and one or more NPD credits are made available by TLPs processed,
 - c. when scaled flow control is activated and the number of available FC credits of a particular type is zero or is below the scaled threshold and one or more units of that type are made available by TLPs processed so that the number of available credits is equal to or greater than the scaled threshold, which is 0 for HdrScale or Data Scale of 01b, 4 for HdrScale or DataScale of 10b, and 16 for HdrScale or DataScale of 11b.
 - d. when scaled flow control is activated, the DataScale used for NPD is 01b, the NPD credit drops below 2, the Receiver supports either the AtomicOp routing capability or the 128-bit CAS Completer capability, and one or more NPD credits are made available by TLPs processed.
- For non-infinite PD and CplD types, when the number of available credits is less than Max_Payload_Size, an UpdateFC FCP must be scheduled for Transmission each time one or more units of that type are made available by TLPs processed
 - For ARI Devices, the Max_Payload_Size is determined solely by the setting in Function 0. The Max_Payload_Size settings in other Functions are ignored.
 - For a non-ARI MFD whose Max_Payload_Size settings are identical across all Functions, the common Max_Payload_Size setting or larger must be used.
 - For a non-ARI MFD whose Max_Payload_Size settings are not identical across all Functions, the selected Max_Payload_Size setting is implementation specific, but it is recommended to use the largest Max_Payload_Size setting across all Functions.
- UpdateFC FCPs may be scheduled for Transmission more frequently than is required

- When the Link is in the L0 or L0s Link state, Update FCPs for each enabled type of non-infinite FC credit must be scheduled for transmission at least once every 30 μs (-0%/+50%), except when the Extended Synch bit of the Link Control register is Set, in which case the limit is 120 μs (-0%/+50%).
 - A timeout mechanism may optionally be implemented. If implemented, such a mechanism must:
 - be active only when the Link is in the L0 or L0s Link state
 - use a timer with a limit of 200 μ s (-0%/+50%), where the timer is reset by the receipt of any Init or Update FCP. Alternately, the timer may be reset by the receipt of any DLLP (see Section 3.5)
 - upon timer expiration, instruct the Physical Layer to retrain the Link (via the LTSSM Recovery state, Section 4.2.6.4)
 - if an Infinite Credit advertisement has been made during initialization for all three Flow Control classes, this timeout mechanism must be disabled

Note: The implementation of this optional mechanism is strongly encouraged. Future revisions of this specification may change this mechanism from optional to required.

IMPLEMENTATION NOTE

Use of "Infinite" FC Advertisement

For a given implementation it is possible that not all of the queue types need to be physically implemented in hardware for all Virtual Channels. For example, in a Device whose Functions have no AtomicOp Completer or AtomicOp Routing capability, there is no need to implement a Non-Posted Data queue for Virtual Channels other than VCO, since Non-Posted Requests with data are only allowed on Virtual Channel 0 for such Devices. For unimplemented queues, the Receiver can eliminate the need to present the appearance of tracking Flow Control credits by advertising infinite Flow Control credits during initialization.

IMPLEMENTATION NOTE

Flow Control Update Latency

For components subject to receiving streams of TLPs, it is desirable to implement receive buffers larger than the minimum size required to prevent Transmitter throttling due to lack of available credits. Likewise, it is desirable to transmit UpdateFC FCPs such that the time required to send, receive and process the UpdateFC prevents Transmitter throttling. Recommended maximum values for UpdateFC transmission latency during normal operation are shown in Table 2-46, Table 2-47, and Table 2-48. Note that the values given in in these tables do not account for any delays caused by the Receiver or Transmitter being in L0s, in Recovery, or for any delays caused by Retimers (see Section 4.3.8). For improved performance and/or power-saving, it may be desirable to use a Flow Control update policy that is more sophisticated than a simple timer. Any such policy is implementation specific, and beyond the scope of this document.

The values in the Tables are measured starting from when the Receiver Transaction Layer makes additional receive buffer space available by processing a received TLP, to when the first Symbol of the corresponding UpdateFC DLLP is transmitted.

Table 2-46 Maximum UpdateFC Transmission Latency Guidelines for

2.5 GT/s (Symbol Times)									
		Link Operating Width							
		x1	x2	х4	х8	x12	x16	x32	
	128	237	128	73	67	58	48	33	
	256	416	217	118	107	90	72	45	
Max_Payload_Size	512	559	289	154	86	109	86	52	
(bytes)	1024	1071	545	282	150	194	150	84	
	2048	2095	1057	538	278	365	278	148	
	4096	4143	2081	1050	534	706	534	276	

Table 2-47 Maximum UpdateFC Transmission Latency Guidelines for 5.0 GT/s (Symbol Times)

		Link Operating Width							
		x1	x2	х4	x8	x12	x16	x32	
	128	288	179	124	118	109	99	84	
	256	467	268	169	158	141	123	96	
Max_Payload_Size	512	610	340	205	137	160	137	103	
(bytes)	1024	1122	596	333	201	245	201	135	
	2048	2146	1108	589	329	416	329	199	
	4096	4194	2132	1101	585	757	585	327	

Table 2-48 Maximum UpdateFC Transmission Latency Guidelines for 8.0 GT/s and Higher Data Rates (Symbol Times)

		Link Operating Width							
		x1	x2	х4	x8	x12	x16	x32	
	128	333	224	169	163	154	144	129	
	256	512	313	214	203	186	168	141	
Max_Payload_Size	512	655	385	250	182	205	182	148	
(bytes)	1024	1167	641	378	246	290	246	180	
	2048	2191	1153	634	374	461	374	244	
	4096	4239	2177	1146	630	802	630	372	

2.7 Data Integrity

The basic data reliability mechanism in PCI Express is contained within the Data Link Layer, which uses a 32-bit CRC (LCRC) code to detect errors in TLPs on a Link-by-Link basis, and applies a Link-by-Link retransmit mechanism for error recovery. A TLP is a unit of data and transaction control that is created by a data-source at the "edge" of the PCI Express domain (such as an Endpoint or Root Complex), potentially routed through intermediate components (i.e., Switches) and consumed by the ultimate PCI Express recipient. As a TLP passes through a Switch, the Switch may need to change some control fields without modifying other fields that should not change as the packet traverses the path. Therefore, the LCRC is regenerated by Switches. Data corruption may occur internally to the Switch, and the regeneration of a good LCRC for corrupted data masks the existence of errors. To ensure end-to-end data integrity detection in systems that require high data reliability, a Transaction Layer end-to-end 32-bit CRC (ECRC) can be placed in the TLP Digest field at the end of a TLP. The ECRC covers all fields that do not change as the TLP traverses the path (invariant fields). The ECRC is generated by the Transaction Layer in the source component, and checked (if supported) by the ultimate PCI Express Receiver and optionally by intermediate Receivers. A Switch that supports ECRC checking must check ECRC on TLPs targeting the Switch itself. Such a Switch can optionally check ECRC on TLPs that it forwards. On TLPs that the Switch forwards, the Switch must preserve the ECRC (forward it untouched) as an integral part of the TLP, regardless of whether the Switch checks the ECRC or if the ECRC check fails. ⁴⁴

In some cases, the data in a TLP payload is known to be corrupt at the time the TLP is generated, or may become corrupted while passing through an intermediate component, such as a Switch. In these cases, error forwarding, also known as data poisoning, can be used to indicate the corruption to the device consuming the data.

2.7.1 ECRC Rules

The capability to generate and check ECRC is reported to software, and the ability to do so is enabled by software (see Section 7.8.4.7).

- If a device Function is enabled to generate ECRC, it must calculate and apply ECRC for all TLPs originated by the Function
- Switches must pass TLPs with ECRC unchanged from the Ingress Port to the Egress Port⁴⁵

- If a device supports ECRC generation/checking, at least one of its Functions must support Advanced Error Reporting (AER) (see Section 6.2)
- If a device Function is enabled to check ECRC, it must do so for all TLPs with ECRC where the device is the ultimate PCI Express Receiver
 - Note that it is still possible for the Function to receive TLPs without ECRC, and these are processed normally - this is not an error

Note that a Switch may optionally perform ECRC checking on TLPs passing through the Switch. ECRC Errors detected by the Switch are reported as described in Table 6-5, but do not alter the TLPs' passage through the Switch. 46

A 32-bit ECRC is calculated for the TLP (End-End TLP Prefixes, header, and data payload) using the following algorithm and appended to the end of the TLP (see Figure 2-3):

- The ECRC value is calculated using the following algorithm (see Figure 2-49)
- The polynomial used has coefficients expressed as 04C1 1DB7h
- The seed value (initial value for ECRC storage registers) is FFFF FFFFh
- All header fields, all End-End TLP Prefixes (if present), and the entire data payload (if present) are included in the ECRC calculation. All bits in Variant fields must be Set for ECRC calculations.
 - Bit 0 of the Type field in a TLP header is Variant⁴⁷. This bit in an End-End TLP Prefix is invariant.
 - The EP bit is Variant
 - All other fields are Invariant
- ECRC calculation starts with bit 0 of byte 0 and proceeds from bit 0 to bit 7 of each byte of the TLP
- The result of the ECRC calculation is complemented, and the complemented result bits are mapped into the 32-bit TLP Digest field as shown in Table 2-49.

Table 2-49 Mapping of Bits into ECRC Field

ECRC Result Bit	Corresponding Bit Position in the 32-bit TLP Digest Field
0	7
1	6
2	5
3	4
4	3
5	2
6	1
7	0
8	15
9	14
10	13
11	12

 $^{46. \,} An \, exception \, is \, a \, Multicast \, TLP \, that \, an \, Egress \, Port \, is \, modifying \, due \, to \, the \, MC_Overlay \, mechanism. \, See \, Section \, 6.14.5 \, .$

^{47.} Bit 0 of the Type field changes when a Configuration Request is changed from Type 1 to Type 0.

ECRC Result Bit	Corresponding Bit Position in the 32-bit TLP Digest Field
12	11
13	10
14	9
15	8
16	23
17	22
18	21
19	20
20	19
21	18
22	17
23	16
24	31
25	30
26	29
27	28
28	27
29	26
30	25
31	24

- The 32-bit ECRC value is placed in the TLP Digest field at the end of the TLP (see Figure 2-3)
- For TLPs including a TLP Digest field used for an ECRC value, Receivers that support end-to-end data integrity checking check the ECRC value in the TLP Digest field by:
 - applying the same algorithm used for ECRC calculation (above) to the received TLP, not including the
 32-bit TLP Digest field of the received TLP, and then
 - comparing the calculated result with the value in the TLP Digest field of the received TLP.
- Receivers that support end-to-end data integrity checks report violations as an ECRC Error. This reported error is associated with the Receiving Port (see Section 6.2).

Beyond the stated error reporting semantics contained elsewhere in this specification, how ultimate PCI Express Receivers make use of the end-to-end data integrity check provided through the ECRC is beyond the scope of this document. Intermediate Receivers are still required to forward TLPs whose ECRC checks fail. A PCI Express-to-PCI/PCI-X Bridge is classified as an ultimate PCI Express Receiver with regard to ECRC checking.