


Report


1. Chip Layout View:









2. Core to IO boundary:




3. Core Ring:







4. Post-Route setup time analysis:




5. Post-Route hold time analysis:




6. DRC result:




7. LVS result:




8. Post Layout simulation result :




9. Power result:



10. IR Drop Results:





To mitigate the IR drop issue, I used power stripes to stabilize voltage delivery across the standard cell rows and avoid IR drop on the cell's power lines. I also placed 8 core power pads evenly around the core perimeter to minimize power path length and ensure balanced power distribution. Additionally, the chip was designed in a square shape to avoid excessively long horizontal or vertical power lines, further reducing the risk of voltage drop.