## **Register Summary**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$3F (\$5F)	SREG	I	Т	Н	S	V	N	Z	С	10
\$3E (\$5E)	SPH	-	_	-	_	SP11	SP10	SP9	SP8	12
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	12
\$3C (\$5C)	OCR0	Timer/Counter	82							
\$3B (\$5B)	GICR	INT1	INT0	INT2	-	-	-	IVSEL	IVCE	47, 67
\$3A (\$5A)	GIFR	INTF1	INTF0	INTF2	-	-	- TOIE4	-	- TOJE0	68
\$39 (\$59) \$38 (\$58)	TIMSK TIFR	OCIE2 OCF2	TOIE2 TOV2	TICIE1 ICF1	OCIE1A OCF1A	OCIE1B OCF1B	TOIE1 TOV1	OCIE0 OCF0	TOIE0 TOV0	82, 112, 130 83, 112, 130
\$37 (\$57)	SPMCR	SPMIE	RWWSB	-	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	248
\$36 (\$56)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	177
\$35 (\$55)	MCUCR	SE	SM2	SM1	SM0	ISC11	ISC10	ISC01	ISC00	32, 66
\$34 (\$54)	MCUCSR	JTD	ISC2	-	JTRF	WDRF	BORF	EXTRF	PORF	40, 67, 228
\$33 (\$53)	TCCR0	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	80 82
\$32 (\$52)	TCNT0		Timer/Counter0 (8 Bits)							
\$31 <sup>(1)</sup> (\$51) <sup>(1)</sup>	OSCCAL	Oscillator Calibration Register								30
\$30 (\$50)	OCDR SFIOR	On-Chip Debu ADTS2	ADTS1	ADTS0		ACME	PUD	PSR2	PSR10	224 56,85,131,198,218
\$2F (\$4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	107
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	110
\$2D (\$4D)	TCNT1H		1 – Counter Regi	ster High Byte			•	•	1	111
\$2C (\$4C)	TCNT1L		1 – Counter Regi							111
\$2B (\$4B)	OCR1AH		1 – Output Comp	_						111
\$2A (\$4A)	OCR1AL		1 – Output Comp							111
\$29 (\$49)	OCR1BH		1 – Output Comp 1 – Output Comp							111
\$28 (\$48)	OCR1BL ICR1H									111 111
\$27 (\$47) \$26 (\$46)	ICR1L		1 – Input Capture 1 – Input Capture							111
\$25 (\$45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	125
\$24 (\$44)	TCNT2	Timer/Counter	1							127
\$23 (\$43)	OCR2	Timer/Counter	2 Output Compar	e Register						127
\$22 (\$42)	ASSR	-	-	-	-	AS2	TCN2UB	OCR2UB	TCR2UB	128
\$21 (\$41)	WDTCR	-	-	-	WDTOE	WDE	WDP2	WDP1	WDP0	42
\$20 <sup>(2)</sup> (\$40) <sup>(2)</sup>	UBRRH	URSEL	-	-	-			R[11:8]		164
\$1F (\$3F)	UCSRC EEARH	URSEL	UMSEL	UPM1	UPM0 -	USBS -	UCSZ1	UCSZ0 EEAR9	UCPOL EEAR8	162 19
\$1F (\$3F) \$1E (\$3E)	EEARL	FEPROM Add	ress Register Lov		_	_	_	EEAR9	EEARO	19
\$1D (\$3D)	EEDR	EEPROM Data		. 2,10						19
\$1C (\$3C)	EECR	-	_	-	_	EERIE	EEMWE	EEWE	EERE	19
\$1B (\$3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	64
\$1A (\$3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	64
\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	64
\$18 (\$38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	64
\$17 (\$37) \$16 (\$36)	DDRB PINB	DDB7 PINB7	DDB6 PINB6	DDB5 PINB5	DDB4 PINB4	DDB3 PINB3	DDB2 PINB2	DDB1	DDB0 PINB0	64 65
\$16 (\$36) \$15 (\$35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PINB1 PORTC1	PORTC0	65
\$14 (\$34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	65
\$13 (\$33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	65
\$12 (\$32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	65
\$11 (\$31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	65
\$10 (\$30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	65
\$0F (\$2F)	SPDR	SPI Data Reg								138
\$0E (\$2E)	SPSR SPCR	SPIF SPIE	WCOL SPE	DORD	– MSTR	- CPOL	- CPHA	SPR1	SPI2X SPR0	138 136
\$0D (\$2D) \$0C (\$2C)	UDR	USART I/O D		DORD	WSTR	CPUL	CPHA	SPRI	5PRU	159
\$0B (\$2B)	UCSRA	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	160
\$0A (\$2A)	UCSRB	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	161
\$09 (\$29)	UBRRL		Rate Register Lo					•		164
\$08 (\$28)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	199
\$07 (\$27)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	214
\$06 (\$26)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	216
\$05 (\$25)	ADCH	ADC Data Register High Byte								217
\$04 (\$24)	ADCL	ADC Data Register Low Byte  Two-wire Serial Interface Data Register								217
\$03 (\$23)	TWDR			, ·	TIME	TMAKA	T14/4 /	TAYAA	TMOOF	179
\$02 (\$22)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	179



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$01 (\$21)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	178
\$00 (\$20)	TWBR	Two-wire Serial Interface Bit Rate Register								177

Notes:

- 1. When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debugger specific documentation for details on how to use the OCDR Register.
- 2. Refer to the USART description for details on how to access UBRRH and UCSRC.
- 3. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 4. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.

