RTL Design of RGB to YUV

2017/6/20

范真瑋

RTL Design of RGB to YUV

實驗內容:

撰寫 RGB to YUV 電路的 Verilog code 以提供的 testbench.v 測試 RGB to YUV 電路的 Verilog code 是否正確 透過 ISE,將 RGB to YUV 電路下載至 FPGA 並進行軟硬體溝通及驗證程式碼:

Multipliper.v

Add.v

MUX4.v

```
1 `timescale lns/lps
   `define bits 9
2
 3
 4 module MUX4(
   input ['bits-1:0]A, B, C, D,
 5
 6 input [1:0]S,
   output reg[`bits-1:0]Y
 7
 8 );
9
10 always @(*)begin
11 case(S)
     2'b00: Y = A;
12
     2'b01: Y = B;
13
     2'b10: Y = C;
14
     2'b11: Y = D;
15
16 endcase
17 end
18
19 endmodule
```

MUX3.v

```
1 `timescale lns/lps
2 'define bits 9
3
 4 module MUX3(
5 input ['bits-1:0]A, B, C,
6 input [1:0]S,
   output reg['bits-1:0]Y
7
8 );
9
10 always @(*)begin
11
   case(S)
12
     2'b00: Y = A;
     2'b01: Y = B;
13
     2'b10: Y = C;
14
     default : Y = A;
15
   endcase
16
   end
17
18
19 endmodule
```

MUX2.v

```
1 `timescale lns/lps
2 'define bits 9
 3
 4 module MUX2(
 5 input ['bits-1:0]A, B,
 6 input [0:0]S,
 7 output reg [`bits-1:0]Y
8 );
9
10 always @(*)begin
   case (S)
11
      1'b0: Y = A;
12
      1'b1: Y = B;
13
      default : Y = A;
14
   endcase
15
16 end
17
18 endmodule
```

Register.v

```
1 `timescale lns/lps
 2 'define bits 9
 3
 4 module Register(
 5 input ['bits-1:0] D,
 6 input reset, clk, load,
    output reg ['bits-1:0]Q
 7
 8
   );
 9
10 always @(posedge clk or negedge reset) begin
11
    if(!reset)
        Q <= 9'b0;
12
    else if(load)
13
         Q <= D;
14
15
   end
16
17 endmodule
```

ROM.v

```
1 'timescale lns / lps
 3 module ROM(clk, addr, data);
 4 input clk;
   input [2:0] addr;
 5
    output reg[8:0] data;
 6
 7
 8 always @(*)
9 begin
10
       case (addr)
11
          3'b000: data <= 9'b001001100;
          3'b001: data <= 9'b010010110;
12
          3'b010: data <= 9'b111010101;
13
          3'b011: data <= 9'b110101100;
14
          3'b100: data <= 9'b010000000;
15
          3'b101: data <= 9'b110010101;
16
17
          3'b110: data <= 9'b111101100;
          3'bll1: data <= 9'b000011101;
18
19
        endcase
   end
20
21
22 endmodule
```

Datapath.v

```
1 `timescale lns/lps
     define bits 9
 4 module Datapath (inportR, inportG, inportB, control, clk, rst n, outportY, outportU, outportV, done);
 5
     input [`bits-1:0]inportR, inportG, inportB;
     input [21:0]control;
     input clk, rst_n, done;
     output [`bits-1:0] outportY, outportU, outportV;
 9
     wire ['bits-1:0] M1 OUT, M2 OUT, M3 OUT, M4 OUT, M5 OUT, M6 OUT, M7 OUT;
10
     wire ['bits-1:0] M8_OUT, M9_OUT, Fadd, Fmul, R1, R2, R3, R4, R5, R6, data;
11
12
13
     Register r1( .D(M4_OUT), .reset(rst_n), .clk(clk), .load(control[21:21]), .Q(R1));
14
     Register r2( .D(M5_OUT), .reset(rst_n), .clk(clk), .load(control[20:20]), .Q(R2));
     Register r3( .D(M6_OUT), .reset(rst_n), .clk(clk), .load(control[19:19]), .Q(R3));
16
     Register r4( .D(M7_OUT), .reset(rst_n), .clk(clk), .load(control[18:18]), .Q(R4));
     Register r5( .D(M8_OUT), .reset(rst_n), .clk(clk), .load(control[17:17]), .Q(R5));
17
     Register r6( .D(M9_OUT), .reset(rst_n), .clk(clk), .load(control[16:16]), .Q(R6));
MUX3 M1( .A(R3), .B(R2), .C(R1), .S(control[12:11]), .Y(M1_OUT) );
18
19
     MUX4 M2( .A(9'b010000000), .B(R5), .C(R4), .D(R1), .S(control[10:9]), .Y(M2_OUT) );
20
21
     22
     \label{eq:mux2_M4} \texttt{MUX2_M4(.A(inportR), .B(Fadd), .S(control[6:6]), .Y(M4\_OUT));}
     MUX3 M5( .A(inportG), .B(Fmul), .C(Fadd), .S(control[5:4]), .Y(M5_OUT) );
23
     MUX2 M6( .A(inportB), .B(Fadd), .S(control[3:3]), .Y(M6_OUT) );
24
     MUX2 M7( .A(Fmul), .B(Fadd), .S(control[2:2]), .Y(M7_OUT) );
25
     MUX2 M8( .A(Fmul), .B(Fadd), .S(control[1:1]), .Y(M8_OUT) );
26
     MUX2 M9( .A(Fmul), .B(Fadd), .S(control[0:0]), .Y(M9_OUT) );
27
     \label{eq:mul_full} \texttt{Mul} \ \texttt{FUl} \left( \ . \texttt{A} \left( \texttt{M1\_OUT} \right) \text{, } . \texttt{B} \left( \texttt{data} \right) \text{, } . \texttt{Mul} \left( \texttt{Fmul} \right) \ \right);
28
     Add FU2( .A(M2_OUT), .B(M3_OUT), .Add(Fadd));
29
30
     ROM FU3( .clk(clk), .addr(control[15:13]), .data(data) );
     Register r7(R2, rst_n, clk, done, outportY);
33
     Register r9(R1, rst n, clk, done, outportU);
     Register r8(R3, rst n, clk, done, outportV);
34
35 endmodule
```

Controller.v

```
1 'timescale lns/lps
2 'define bits 9
3
 4 'define S0 4'b0000
   'define S1 4'b0001
   'define S2 4'b0010
 6
    'define S3 4'b0011
   `define S4 4'b0100
    'define S5 4'b0101
    'define S6 4'b0110
10
    'define S7 4'b0111
11
    'define S8 4'b1000
12
    'define S9 4'b1001
13
    'define S10 4'b1010
14
15
    'define S11 4'b1011
16
17 module Controller(start, rst n, clk, done, control);
18 input start, rst_n, clk;
   output reg done;
20 output reg [21:0] control;
21
22
   reg [3:0] Current_State, Next_State;
23
24
   always @(posedge clk or negedge rst_n)begin
      if(!rst_n)
25
26
         Current State <= `SO;
27
       else
28
         Current_State <= Next_State;
29
   end
30
31
   always @(Current State or start)
32
   begin
33
      case (Current State)
       `S0:
34
35
      begin
         control = 22'b1 1 1 0 0 0 000 00 00 00 00 00 0 0 0 0;//control = 22'br1 r2 r3 r4 r5 r6 ROM M1 M2 M3 M4 M5 M6 M7 M8 M9;
36
         done = 1'b0;
37
         if(~start)
38
            Next_State = `SO;
39
         else
40
            Next State = `S1;
41
42
```

```
43
       `S1:
44
45
      begin
         control = 22'b0 0 0 1 0 0 000 10 00 00 0 0 0 0 0;
46
47
         done = 1'b0;
         Next_State = `S2;
48
49
       end
50
      `S2:
51
52
      begin
         control = 22'b0 0 0 0 1 0 001 01 00 00 0 00 0 0 0;
53
         done = 1'b0;
54
         Next_State = `S3;
55
56
      end
57
       `S3:
58
      begin
59
         control = 22'b0 0 0 1 1 0 010 10 10 11 0 00 0 1 0 0;
60
61
         done = 1'b0;
         Next State = `S4;
62
63
      end
64
       `S4:
65
       begin
66
         control = 22'b0 0 0 0 0 1 011 01 00 00 0 00 0 0;
67
         done = 1'b0;
68
         Next State = `S5;
69
70
       end
71
       `S5:
72
73
       begin
         control = 22'b0 0 0 0 1 1 100 00 01 00 0 00 0 0 1;
74
75
          done = 1'b0;
         Next State = `S6;
76
77
       end
78
       `S6:
79
80
       begin
          control = 22'b1_0_0_0_1_0_100_10_00_11_1_00_0_0_0;
81
82
         done = 1'b0;
         Next State = `S7;
83
84
      end
```

```
85
        `S7:
 86
 87
        begin
          control = 22'b1 1 0 0 0 0 101 01 11 00 1 01 0 0 0 0;
 88
          done = 1'b0;
 89
          Next State = `S8;
 90
 91
       end
 92
       `S8:
 93
 94
      begin
          control = 22'b0 1 0 0 1 0 110 00 01 10 0 01 0 0 1 0;
 95
          done = 1'b0;
 96
          Next_State = `S9;
 97
 98
       end
99
       `S9:
100
101
       begin
          control = 22'b0 1 1 0 0 0 111 00 00 10 0 01 1 0 0 0;
102
          done = 1'b0;
103
          Next State = `S10;
104
105
       end
106
       `S10:
107
108
       begin
109
          control = 22'b0 1 0 0 0 0 000 00 10 10 0 10 0 0 0;
          done = 1'b0:
110
          Next State = `S11;
111
112
       end
113
       `S11:
114
115
      begin
          control = 22'b0 0 1 0 0 0 000 00 01 01 0 00 1 0 0;
116
117
          done = 1'b1;
          Next State = `SO;
118
119
       end
120
121
       default:
122
      begin
123
           control = 22'b0 0 1 0 0 0 000 00 01 01 0 00 1 0 0 0;
           done = 1'b1;
124
          Next_State = `SO;
125
126
        end
127
        endcase
128
    end
129
130 endmodule
```

34

```
RGB2YUV.v
1 'timescale lns / lps
2 'define bits 9
3
 4 module RGB2YUV(start, clk, rst_n, inportR, inportB, inportB, done, outportY, outportU, outportV);
 5 input start, clk, rst n;
 6 input ['bits-1:0] inportR, inportG, inportB;
 7 output done;
 8 output [`bits-1:0] outportY, outportU, outportV;
9 wire [21:0] control;
10
11 Controller Controller( .start(start), .rst_n(rst_n), .clk(clk), .done(done), .control(control) );
12 Datapath Datapath( .inportR(inportR), .inportG(inportG), .inportB(inportB), .control(control), .clk(clk),
13
      .rst_n(rst_n), .outportY(outportY), .outportU(outportU), .outportV(outportV) ,.done(done));
14
15 endmodule
testbench.v
1 'timescale lns/lns
2 'define bits 9
```

```
3
4 module testbench();
5 parameter half_clk = 20;
6 parameter clk_period = 2 * half_clk;
7 integer imageIN, imageOUTY, imageOUTU, imageOUTV, i, cc, j;
8 integer bmp_width, bmp_hight, data_start_index, bmp_size;
9 reg [7:0] bmp_data [0:200000];
10 reg rst,clk,start;
11 wire [8:0] outY,outU,outV;
12 wire done;
13 reg[8:0] tempY;
14 initial begin
15 clk = 1'b0;
16    rst = 1'bl;
17    #(clk_period) rst = ~rst;
18 #(clk_period) rst = ~rst;
19 end
20
21 always
22
    #(half_clk) clk = ~clk;
23
24 RGB2YUV rgbtuv(start,clk,rst,{1'b0,bmp_data[(i-data_start_index)*3+data_start_index+2]},{1'b0,bmp_data[(i-data_start_index)*3+data_start_index+1]},
25
                      {1'b0,bmp_data[(i-data_start_index)*3+data_start_index]},done,outY,outU,outV);
26
27 initial begin
        start= 1'b0;
28
29
        imageIN = $fopen("mountain256.bmp","rb");
30
        imageOUTY = $fopen("mountain256Y.bmp","wb");
        imageOUTU = $fopen("mountain256U.bmp","wb");
31
         imageOUTV = $fopen("mountain256V.bmp", "wb");
32
33
         cc = $fread(bmp data,imageIN);
```

```
bmp_width = {bmp_data[22],bmp_data[21],bmp_data[20],bmp_data[19]};
bmp_hight = {bmp_data[26],bmp_data[25],bmp_data[24],bmp_data[23]};
data_start_index = {bmp_data[14],bmp_data[13],bmp_data[12],bmp_data[11]};
bmp_size = {bmp_data[6],bmp_data[5],bmp_data[4],bmp_data[3]};
36
37
38
           i = data_start_index;
39
40
41
           for(j = 1; j < 55; j = j + 1) begin
              #(clk_period*1)
42
               tempY = bmp data[j];
43
              $fwrite(imageOUTY, "%c", bmp_data[j]);
$fwrite(imageOUTU, "%c", bmp_data[j]);
44
45
46
              $fwrite(imageOUTV, "%c", bmp_data[j]);
47
48
            #(clk_period*1)
49
50
              start= 1'b1;
51
              #(clk_period*1)
           for(i = data_start_index; i < bmp_width*bmp_hight+data_start_index; i = i + 1) begin</pre>
52
              // start= 1'b1;
53
               #(clk_period*12)
54
              $fwrite(imageOUTY, "%c%c%c", outY[7:0], outY[7:0]);
$fwrite(imageOUTU, "%c%c%c", outU[7:0], outU[7:0], outU[7:0]);
55
56
57
              $fwrite(imageOUTV, "%c%c%c", outV[7:0], outV[7:0], outV[7:0]);
58
59
60
           #(clk_period*2)
61
           $fclose(imageOUTY);
           $fclose(imageOUTU);
62
           $fclose(imageOUTV);
63
           $fclose(imageIN);
64
           Sfinish:
65
66
67
68
69 endmodule
```


實驗結果及分析:

ROM.v 参考下圖,將小數轉為二進位,負數則使用二補數的方法表示。

ROM

address	value				
000	0.299				
001	0.587				
010	-0.169				
011	-0.331				
100	0.5				
101	-0.419				
110	-0.081				
111	0.114				

Datapath of RGB to YUV



Controller.v 参考以下兩表格,設定對應的 control。
//control = 22'br1_r2_r3_r4_r5_r6_ROM_M1_M2_M3_M4_M5_M6_M7_M8_M9;

Present State	Input	Next State	Control Signals								
			r1	r2	r3	r4	r5	r6	ROM	done	
S0	Start = 0	S0	1	1	1	0	0	0	,	0	
	Start = 1	S1									
S1	-	S2	0	0	0	1	0	0	000	0	
S2	-	S3	0	0	0	0	1	0	001	0	
S3	-	S4	0	0	0	1	1	0	010	0	
S4	-	S5	0	0	0	0	0	1	011	0	
S5	-	S6	0	0	0	0	1	1	100	0	
S6	-	S7	1	0	0	0	1	0	100	0	
S7	-	S8	1	1	0	0	0	0	101	0	
S8	-	S9	0	1	0	0	1	0	110	0	
S9	-	S10	0	1	1	0	0	0	111	0	
S10	-	S11	0	1	0	0	0	0	-	0	
S11	-	S0	0	0	1	0	0	0	-	1	


Present State	Input	Next State	Control Signals								
	i i		M1	M2	M3	M4	M5	M6	M7	M8	М9
S0	Start = 0	S0	-	-	-	0	00	0	-	-	-
	Start = 1	S1									
S1	-	S2	10	-	-	-	-	-	0	-	-
S2	-	S3	01	-	-	-	-	-	-	0	-
S3	-	S4	10	10	11	-	-	-	1	0	-
S4	-	S5	01	-	-	-	-	-	-	-	0
S5	-	S6	00	01	00	-	-	-	-	0	1
S6	-	S7	10	00	11	1	-	-	-	0	-
S7	-	S8	01	11	00	1	01	-	-	-	-
S8	-	S9	00	01	10	-	01	-	-	1	-
S9	-	S10	00	00	10	-	01	1	-	-	-
S10	-	S11	-	10	10	-	10	-	-	-	-
S11	-	S0	-	01	01	-	-	1	-	-	-

Verilog code 完成後,使用 HDL Auto Assign Pin 產生 ucf 檔,並將 ucf 檔加入專案,把程式碼燒錄至 FPGA 實驗板。之後使用 VeriComm 產生 out 檔。再來將 mountain256.bmp、FPGA 訊號輸出的檔案和程式放在同一個資料夾下,最後執行程式,即可產生圖片。

FPGA



VeriComm



mountain256.bmp

mountain256_Y





mountain256_U

mountain256_V