



中国科学技术大学

University of Science and Technology of China


# 实验六：Cache一致性

陈航

# MSI协议状态转换图



中国科学技术大学  
University of Science and Technology of China



M: 修改过

S: 共享

I: 无效

PrRd: 处理器读

PrWr: 处理器写

BusRd: 总线读

BusRdX: 总线互斥读

Flush: 高速缓存中数据块  
放到总线上

——> 处理器发起的事务

-----> 总线侦听器发起的事务




嵌入式系统实验室

EMBEDDED SYSTEM LABORATORY  
SUZHOU INSTITUTE FOR ADVANCED STUDY OF USTC

# 处理器Read事务




中国科学技术大学  
University of Science and Technology of China



嵌入式系统实验室  
EMBEDDED SYSTEM LABORATORY  
SUZHOU INSTITUTE FOR ADVANCED STUDY OF USTC


# 处理器Write事务



# 总线读事务 BusRd



中国科学技术大学  
University of Science and Technology of China




嵌入式系统实验室  
EMBEDDED SYSTEM LABORATORY  
SUZHOU INSTITUTE FOR ADVANCED STUDY OF USTC

# 总线互斥读事务 BusRdx



中国科学技术大学  
University of Science and Technology of China




嵌入式系统实验室  
EMBEDDED SYSTEM LABORATORY  
SUZHOU INSTITUTE FOR ADVANCED STUDY OF USTC

# MESI态下的逻辑控制框架



中国科学技术大学  
University of Science and Technology of China



嵌入式系统实验室

EMBEDDED SYSTEM LABORATORY  
SUZHOU INSTITUTE FOR ADVANCED STUDY OF USTC