# 实验五: 流水线的综合设计(含中断)

课程名称:	计算机组	且成	实验类型:	综合
实验项目名称。	:	流水线综合设	计实验	
学生姓名:		学号: 32001023		性名: 无
 实验地占.	紫全港东川 509 %	室	2022 年 6	日 1 日


# 一、操作方法与实验步骤

## 1.1 实验目的

- (1) 理解流水线 CPU 的基本原理和组织结构
- (2) 掌握五级流水线的工作过程和设计方法
- (3) 理解流水线 CPU 停机的原理
- (4) 设计流水线测试程序

## 1.2 流水线设计框架

# **Pipelining RISC-V RV32I Datapath**



**取指**:取指阶段涉及程序计数器 PC 和指令存储器 I\_Mem 程序计数器输出作为地址从指令存储器中读取指令。实验中,对应的是 IF\_reg\_ID : 暂存指令和 PC 值,以待下一级使用。

译码:译码阶段涉及寄存器堆 Register Files 和译码器、立即数生成单元(ImmGen);从寄

存器堆可以读取操作数译码器对指令进行解析产生各种各种控制信号立即数生成单元根据控制信号和输入指令生成各种类型的立即数。对应的是 ID\_reg\_Ex 寄存器: 暂存 PC 值,寄存器读取的数据,立即数和控制信号以待下一级使用。

**执行:** 执行阶段涉及运算单元 ALU 它获取操作数并完成指定的算数运算或逻辑运算。具体对应的是 Ex reg Mem 寄存器: 暂存运算结果和控制信号以待下一级使用。


**存储器访问:**存储器访问阶段涉及数据存储器 D\_Mem; Load/Store 指令对数据存储器进行读或写。具体对应的是 Mem reg WB 寄存器: 暂存存储器结果和控制信号以待下一级使用。

**写回:**写回阶段涉及寄存器堆(Register Files);将 ALU 的运算结果、存储器输出结果、PC+4写回到寄存器堆。当写回阶段结束,一次完整的五级流水操作完成;此时下一次操作进行到存储器访问阶段(如果有)。由于在各级流水线之间插入了寄存器作为数据及控制信号的暂存,从而实现多条指令的重叠而不受影响。

#### 1.3 流水线控制信号设计

流水线所需要的控制信号如下所示:

流水线控制:流水线的控制信号同单周期CPU一样,来自于对指令的译码操作输出;不同点在于流水控制信号会根据每阶段的不同功能部件选择性控制输出,本阶段用不到的信号会暂存于寄存器。




控制信号具体作用如下所示:

信号	源数目	功能定义	赋值0时动作	赋值1时动作	赋值2时 动作
ALUSrc_B	2	ALU端口B输入选择	选择源操作数 寄存器2数据	选择32位立即数(符号 扩展后)	-
MemToReg	3	寄存器写入数据选择	选择ALU输出	选择存储器数据	选择 PC+4
Branch		Beq指令目标地址选择	选择PC+4地址	选择转移目的地址 PC+imm(zero=1)	-
BranchN		Bne指令目标地址选择	选择PC+4地址	选择转移目的地址 PC+imm(zero=0)	-
Jump		Jal指令目标地址选择	选择PC+4地址	选择跳转目的地址	-
PCSrc	2	PC输入选择(分支跳 转的衍生)	=(Branch&zero) (BranchN&(~zero)) Jump		1
RegWrite	-	寄存器写控制	禁止寄存器写	使能寄存器写	-
MemRW	-	存储器读写控制	存储器 <b>读使能</b> , 存储器写禁止	存储器 <b>写使能</b> , 存储器读禁止	-
ALU_Control	000- 111	3位ALU操作控制	参考表ALU_Control(详见实验04)		
ImmSel	00-11	2位立即数组合控制	参考表ImmSel(详见实验04)		

# 1.4 框架设计代码(以下将包含三个实验的模块设计)

# 1.4.1 IF 微操作部分



# Pipeline-IF 设计:

```
module Pipeline_IF(
input [31:0]inst_in_IF,
output reg[31:0]inst_out_IF,
input clk IF, //时钟
```

```
input rst IF, //复位
   input en IF, //使能
   input [31:0] PC in jalr,
   input [31:0] PC4 in IF,
   input [31:0] PC in IF, //取指令 PC 输入
   input [1:0] PCSrc, //PC 输入选择
   input NOP IFID,
   output reg[31:0] PC out IF //PC 输出
   );
   wire [31:0] new_pc;
   MUX4T1 MUX4T1 0(
   .s(PCSrc),
   .IO(PC4 in IF),
   .I1(PC in IF),
   .I2(PC in jalr),
   .I3(0),//PCSrc 不会等于 4的
   .o(new pc));
   always@(*) begin
   if(rst IF==1)begin
       PC out IF=0;
    inst out IF=0;
    end
    else if (en IF)begin
    if(NOP IFID)
    begin
   PC out IF=new pc-4;
   inst out IF=inst in IF;
   end
    else begin
   PC out IF=new pc;
       inst out IF=inst in IF;
   end
   end
   end
   endmodule
子模块: MUX4T1
module MUX4T1(
input[1:0] s,
input [31:0]IO,
input [31:0]I1,
input [31:0]I2,
input [31:0]I3,
output reg[31:0] o
   );
   always@(*)
   begin
   if(s==2'b00)
   o=I0;
```

else if (s==2'b01)


```
o=I1;
else if(s==2'b10)
o=I2;
else
o=I3;
end
endmodule
```

#### IF\_reg\_ID 设计:

```
module IF Reg ID(
input clk IFID, //寄存器时钟
input rst_IFID, //寄存器复位
input en_IFID, //寄存器使能
input [31:0] PC_in_IFID, //PC输入
input [31:0] inst in IFID, //指令输入
input NOP_IFID, //插入 NOP 使能
output reg [31:0] PC_out_IFID, //PC输出
output reg [31:0] inst out IFID, //指令输出
output reg valid IFID//寄存器有效
);
   always@(posedge clk IFID or posedge rst IFID)
   begin
   if(rst IFID==1)
   begin
   PC_out_IFID=0;
   inst out IFID=0;
   valid IFID=0;
   end
   else//rst=0
   begin
   if(NOP IFID)//NOP IFID=1 设置 valid IFID=0
   begin
   if(en_IFID==1)
   begin
   inst_out_IFID=32'h00000013;
   valid_IFID=0;
   PC out IFID=PC in IFID;
   end
   else begin
   inst out IFID=32'h00000013;
   valid IFID=0;
   end
   end
   else//NOP_IFID=0
   begin
   if(en_IFID)//NOP_IFID=0 and en_IFID=1
   begin
   valid IFID=1;
   PC_out_IFID=PC_in_IFID;
```

```
inst_out_IFID=inst_in_IFID;
end
//en_IFID==0 就保持不变
end
end
end
end
```

#### 1.4.2 ID 微操作部分



Pipeline\_ID 设计

```
module Pipeline ID(
`VGA DBG RegFile_Outputs
input clk ID, //时钟
input rst ID, //复位
input RegWrite in ID, //寄存器堆使能
input [4:0] Rd addr ID, //写目的地址输入
input [31:0] Wt data ID, //写数据输入
input [31:0] Inst in ID, //指令输入
output [4:0] Rd addr out ID, //写目的地址输出
output wire [31:0] Rs1 out ID, //操作数 1 输出
output wire [31:0] Rs2 out ID, //操作数 2 输出
output wire [31:0] Imm_out ID, //立即数输出
output wire ALUSrc B ID, //ALU B端输入选择
output wire [31:0] ALU control ID,//ALU 控制
output wire Branch ID, //Branch 控制
//output reg BranchN ID, //Bne 控制 a
output wire MemRW ID, //存储器读写
output wire [1:0] Jump ID, //Jal, Jalr控制
output wire [2:0] MemtoReg ID, //寄存器写回选择
output wire RegWrite out ID) ;//寄存器堆读写
```

```
assign Rd addr out ID=Inst in ID[11:7];
   RegFile Regs(
   `VGA DBG RegFile Arguments
   .clk(~clk ID),
   .rst(rst ID),
   .wen(RegWrite in ID),
   .rs1(Inst in ID[19:15]),
   .rs2(Inst in ID[24:20]),
   .rd(Rd_addr_ID),
   .i data(Wt data ID),
   .rs1 val(Rs1 out ID),
   .rs2_val(Rs2_out_ID));
   ImmGen ImmGen 0(
   .ImmSel(ImmSel),
   .inst field(Inst in ID),
   .Imm out(Imm out ID));
   SCPU ctrl SCPU ctrl 0(
   .inst field(Inst in ID),
   .OPcode(Inst_in_ID[6:0]),
   .Fun3(Inst in ID[14:12]),
   .Fun7(Inst in ID[30]),
   .ImmSel(ImmSel),
   .ALUSrc B (ALUSrc B ID),
   .MemtoReg (MemtoReg ID),
   .Jump (Jump ID),
   .Branch (Branch ID),
   .RegWrite(RegWrite out ID),
   .MemRW(MemRW ID),
   .ALU Control (ALU control ID));
   Endmodule
子模块: RegFile
   module RegFile(
```

```
`VGA_DBG_RegFile_Outputs
input clk,
input rst,
input wen,
input[4:0]rs1,//源寄存器1的编号
input[4:0]rs2,
input[4:0]rd,//目的寄存器的编号
input[31:0]i data,
output[31:0]rs1 val,//源寄存器1的输出数据
output[31:0]rs2_val//源寄存器 2 的输出数据
   );
   reg[31:0] regs[1:31];
```

```
`VGA DBG RegFile Assignments
   integer i;
   assign rs1 val=(rs1==0)?0:regs[rs1];
   assign rs2 val=(rs2==0)?0:regs[rs2];
   always@(posedge clk or posedge rst)
   begin
   if(rst==1)begin for(i=1;i<32;i=i+1) regs[i]<=0; end
   else
   begin if((wen==1)&&(rd!=0))
   regs[rd]<=i data;</pre>
   end
   end
endmodule
```

## ImmGen 模块

```
module ImmGen(
input wire [2:0] ImmSel,//立即数操作控制
input wire [31:0] inst field,//指令数据域
output reg [31:0] Imm out//立即数输出
   );
   always@(*)begin
   case(ImmSel)
   3'b000:Imm out={{20{inst field[31]}},inst field[31:20]};//addi,lw
3'b001:Imm out={{20{inst field[31]}},inst field[31:25],inst field[11
:7]};//sw
3'b010:Imm out={{20{inst field[31]}},inst field[7],inst field[30:25]
,inst field[11:8],1'b0};//beq
3'b011:Imm out={{12{inst field[31]}},inst field[19:12],inst field[20
],inst field[30:21],1'b0};//jal
   3'b100:Imm out={inst field[31:12],12'b0};
   endcase
   end
endmodule
```

#### 子模块: SCPU ctrl

```
module SCPU ctrl(
input[31:0]inst field,
input[6:0]OPcode, //Opcode----inst[6:0]
input[2:0]Fun3, //Function----inst[14:12]
input Fun7, //Function----inst[30]
output reg [2:0] ImmSel, //立即数选择控制
output reg ALUSrc B, //源操作数 2 选择
output reg [2:0] MemtoReg, //写回数据选择控制
output reg [1:0] Jump, //jal
output reg Branch, //beq
output reg RegWrite, //寄存器写使能
output reg MemRW, //存储器读写使能
```

```
output reg [31:0]ALU Control
   );
   reg [1:0] ALUop;
always @* begin
case (OPcode)
7'b0110111: begin //lui
RegWrite=1;
ImmSel=3'b100;
ALUSrc B=1;//无关项
Branch=0;
Jump=0;
MemtoReg=3'b011;
MemRW=0;//应该不写也不读此处写 0 也没啥
ALUop=2'b00;//无关项
end
7'b0010111: begin //auipc
RegWrite=1;
ImmSel=3'b100;
ALUSrc B=1;
Branch=0;
Jump=0;//pc+4
MemtoReg=3'b100;
MemRW=0;
ALUop=2'b00;
7'b1100111: begin //jalr
RegWrite=1;
ImmSel=3'b000;
ALUSrc B=1;
Branch=0;
Jump=2'b10;
MemtoReg=3'b010;
MemRW=0;
ALUop=2'b00;
end
7'b0110011: begin //ALU R-type ok
RegWrite=1;
ImmSel=3'b000;
ALUSrc B=0;
Branch=0;
Jump=0;
MemtoReg=0;
MemRW=0;
ALUop=2'b10;
end
7'b0000011: begin//load I-type ok
RegWrite=1;
ImmSel=3'b000;
ALUSrc B=1;
Branch=0;
```

```
Jump=0;
MemtoReg=3'b001;
MemRW=0;
ALUop=2'b00;
//ALU Control=add
end
7'b0100011: begin//store S-type ok
RegWrite=0;
ImmSel=3'b001;
ALUSrc B=1;
Branch=0;
Jump=0;
MemtoReg=0;
MemRW=1;
ALUop=2'b00;
7'b1100011: begin //beq B-type ok
RegWrite=0;
ImmSel=3'b010;
ALUSrc B=0;
Branch=1;
Jump=0;
MemtoReg=0;
MemRW=0;
ALUop=2'b01;
end
7'b1101111: begin //jump J-type
RegWrite=1;
ImmSel=3'b011;
ALUSrc B=1;
Branch=0;
Jump=1;
MemtoReg=3'b010;
MemRW=0;
ALUop=2'b00;
end
7'b0010011:begin//ALU(addi;;;;) I-type
RegWrite=1;
ImmSel=3'b000;
ALUSrc_B=1;
Branch=0;
Jump=0;
MemtoReg=3'b000;
MemRW=0;
ALUop=2'b11;
//ALU Control=add
default:begin
RegWrite=0;
ImmSel=3'b000;
```

```
ALUSrc B=1;
Branch=0;
Jump=0;
MemtoReg=3'b000;
MemRW=0;
ALUop=2'b00;
end
endcase
end
assign Fun = {Fun3,Fun7};
always @* begin
case (ALUop)
2'b00:begin ALU Control = 32'd0; end//add 计算地址 lw,sw
2'b01:begin
case (Fun3)
3'b000:begin ALU Control=32'd10; end//beq
3'b001:begin ALU Control=32'd11; end//bne
3'b100:begin ALU Control=32'd12; end//blt
3'b101:begin ALU Control=32'd13; end//bge
3'b110:begin ALU Control=32'd14; end//bltu
3'b111:begin ALU Control=32'd15; end//bgeu
endcase//sub 比较条件 beg
end
2'b10:begin //实现了第四行的全部指令
case({Fun3,Fun7}) //R-formats
4'b0000:begin ALU Control = 32'd0; end//add
4'b0001:begin ALU Control = 32'd1; end//sub
4'b0010:begin ALU Control = 32'd2; end//sll
4'b0100:begin ALU Control = 32'd3; end//slt
4'b0110:begin ALU Control = 32'd4; end//sltu
4'b1000:begin ALU Control = 32'd5; end//xor
4'b1010:begin ALU Control = 32'd6; end//srl
4'b1011:begin ALU_Control = 32'd7; end//sra
4'b1100:begin ALU Control = 32'd8; end//or
4'b1110:begin ALU Control = 32'd9; end//and
default:begin ALU Control=32'bx ; end
endcase
end
2'b11:begin
case (Fun3) //I-format 实现了第三行的全部指令
3'b000:begin ALU Control = 32'd0;end//addi
3'b010:begin ALU Control = 32'd3;end//slti
3'b011:begin ALU_Control = 32'd4;end//sltiu
3'b100:begin ALU Control = 32'd5;end//xori
3'b110:begin ALU Control = 32'd8;end//ori
3'b111:begin ALU Control = 32'd9;end//andi
3'b101:begin ALU Control = Fun7==0?32'd6:32'd7;end //srli srai
//case(Fun7)
//1'b0:begin ALU Control = 32'd6;end//srli
//1'b1:begin ALU Control = 32'd7;end//srai
```


```
//endcase
   3'b001:begin ALU Control = 32'd2;end//slli
   endcase
   end
   endcase
   end
   endmodule
ID Reg EX 设计
   module ID Reg EX(
   input clk IDEX,
   input rst IDEX,
   input en IDEX,
   input NOP IDEX,
   input valid in IDEX,
   input [31:0]PC in IDEX,
   input [31:0]inst in IDEX,
   //input [31:0]Wt addr IDEX,
   input [31:0]Rs1 in IDEX,
   input [31:0]Rs2 in IDEX,
   input [31:0] Imm in IDEX,
   input ALUSrc B in IDEX,
   input [31:0] ALU_control in IDEX,
   input Branch in IDEX,
   input MemRW in IDEX,
   input [1:0] Jump in IDEX,
   input [2:0] MemtoReg in IDEX,
   input RegWrite in IDEX,
   input [4:0] Rd addr IDEX,
   output reg[31:0]inst out IDEX,
   output reg[31:0]PC out IDEX,
   //output reg[4:0]Wt addr out IDEX,
   output reg[31:0] Rs1 out IDEX,
   output reg[31:0] Rs2 out IDEX,
   output reg[31:0] Imm out IDEX,
   output reg ALUSrc B IDEX,
   output reg[31:0]ALU_control_out_IDEX,
   output reg Branch out IDEX,
   output reg[1:0] Jump_out_IDEX,
   output reg MemRW out IDEX,
   output reg RegWrite_out_IDEX,
   output reg [2:0]MemtoReg_out_IDEX,
   output reg [4:0] Rd addr out IDEX,
   output reg valid out IDEX
       );
       always@(posedge clk IDEX or posedge rst IDEX) begin
       if(rst IDEX)
       begin
       PC out IDEX=0;
```

Rs1 out IDEX=0;

```
Rs2 out IDEX=0;
   Imm out IDEX=0;
   ALUSTC B IDEX=0;
   ALU control out IDEX=0;
   Branch out IDEX=0;
   Jump out IDEX=0;
   MemRW out IDEX=0;
   RegWrite out IDEX=0;
   MemtoReg out IDEX=0;
   Rd addr out IDEX=0;
   inst out IDEX=0;
   valid out IDEX=0;
   end
   else
   begin
   if(NOP IDEX)
   begin
// valid_out_IDEX=0;
// inst out IDEX=32'h00000013;
//
   valid out IDEX=0;
//disable the RegWrite and MemRW
  PC out IDEX=PC in IDEX;
   Rs1 out IDEX=Rs1 in IDEX;
   Rs2 out IDEX=Rs2 in IDEX;
   Imm out IDEX=Imm in IDEX;
   ALUSTC B IDEX=ALUSTC B in IDEX;
   ALU control out IDEX=ALU control in IDEX;
   Branch out IDEX=Branch in IDEX;
   Jump_out_IDEX=Jump in IDEX;
   MemRW out IDEX=0;
   RegWrite out IDEX=0;
   MemtoReg out IDEX=MemtoReg in IDEX;
   Rd addr out IDEX=Rd addr IDEX;
   inst out IDEX=inst in IDEX;
   valid out IDEX=0;
   end
   else if(en IDEX)
   PC_out_IDEX=PC_in_IDEX;
   Rs1_out_IDEX=Rs1_in_IDEX;
   Rs2 out IDEX=Rs2 in IDEX;
   Imm_out_IDEX=Imm_in_IDEX;
   ALUSTC B IDEX=ALUSTC B in IDEX;
   ALU control out IDEX=ALU control in IDEX;
   Branch_out_IDEX=Branch_in_IDEX;
   Jump out IDEX=Jump in IDEX;
   MemRW out IDEX=MemRW in IDEX;
   RegWrite_out_IDEX=RegWrite_in_IDEX;
   MemtoReg out IDEX=MemtoReg in IDEX;
   Rd_addr_out_IDEX=Rd_addr_IDEX;
```

```
inst_out_IDEX=inst_in_IDEX;
valid_out_IDEX=valid_in_IDEX;
end
end
end
end
```

## 1.4.3 EX 执行模块



#### Pipeline\_EX 设计

```
module Pipeline EX(
input[31:0] PC in EX, //PC 输入
input[31:0] Rs1 in EX, //操作数 1 输入
input[31:0] Rs2_in_EX, //操作数 2 输入
input[31:0] Imm in EX , //立即数输入
input ALUSrc_B_in_EX , //ALU B选择
input[31:0] ALU_control_in_EX, //ALU 选择控制
output [31:0] PC out EX, //PC 输出
output [31:0] PC4 out EX, //PC+4 输出
output zero out EX, //ALU 判 0 输出
output [31:0] ALU out EX, //ALU 计算输出
output [31:0] Rs2_out_EX, //操作数 2 输出
output [31:0] dMem out EX
);
assign Rs2_out_EX=Rs2_in_EX;
wire null;
wire [31:0] ALU nextdata;
add32 add 32 1(
.a(PC_in_EX),
.b(Imm_in_EX),
.c(PC_out_EX));
```


```
add32 add 32 2(
   .a(PC in EX),
   .b(4),
   .c(PC4_out_EX));
   MUX2T1 MUX2T1 32 1(
   .IO(Rs2 in EX),
   .I1(Imm in EX),
   .s(ALUSrc_B_in_EX),
   .o(ALU nextdata));
   ALU ALU_0(
   .a val(Rs1 in EX),
   .b_val(ALU_nextdata),
   .ctrl(ALU control in EX),
   .result(ALU out EX),
   .zero(zero_out_EX));
   ALU ALU 1(
   .a_val(Rs1_in_EX),
   .b_val(ALU_nextdata),
   .ctrl(ALU control in EX),
   .result(dMem out EX),
   .zero(null));
   Endmodule
子模块: add32
   module add32(
   input [31:0] a,
   input [31:0] b,
   output [31:0] c
      );
      assign c=a+b;
   endmodule
子模块: MUX2T1
   module MUX2T1(
   input s,
   input [31:0]IO,
   input [31:0]I1,
   output [31:0]o
       assign o=(s==0)?I0:I1;
   endmodule
子模块: ALU
   module ALU(
```

input [31:0] a\_val,

```
input [31:0] b val,
input [31:0] ctrl,
output reg [31:0] result,
output reg zero
);
   always@(*)
   begin
   case(ctrl)
   32'd0:result=a val+b val;
   32'd1:result=a val-b val;
   32'd2:result=(a val<<b val[4:0]);//逻辑左移 SLL
   32'd3:if(a val[31]==b val[31])//slt
   if(a val<b val) result=1;</pre>
   else result=0;
   else if (a val[31] == 1)
   result=1;
   else
   result=0;
   32'd4:if(a val<b val) result=1;//sltu
   else result=0;
   32'd5:result=a val^b val;//异或
   32'd6:result=a val>>b val[4:0];//逻辑右移 SRL
   32'd7:result=($signed(a val))>>>b val[4:0];//算术右移
   32'd8:result=a val|b val;//或
   32'd9:result=a val&b val;//且
   32'd10:begin//beq
   if(a val==b val)
   zero=1;
   else
   zero=0;
   end
   32'd11:begin//bne
   if(a val!=b val)
   zero=1;
   else
   zero=0;
   end
   32'd12:begin//blt
   if(a val[31]==b val[31])//slt
   begin
   if(a val<b val) zero=1;</pre>
   else zero=0;
   end
   else if (a val[31] == 1)
   zero=1;
   else
   zero=0;
   end
```

```
32'd13:begin//blge
   if(a_val[31]==b_val[31])//slt
   begin
   if(a_val<b_val) zero=0;</pre>
   else zero=1;
   end
   else if(a_val[31]==1)
   zero=0;
   else
   zero=1;
   end
   32'd14:begin
   if(a_val<b_val)</pre>
   zero=1;
   else
   zero=0;
   end
   32'd15:
   if(a_val>=b_val)
   zero=1;
   else
   zero=0;
   endcase
   end
endmodule
```

# 1.4.4 Mem 执行模块



# EX\_reg\_Mem 设计

```
EX_reg_Mem
module Ex_reg_Mem(
input [31:0]PC_cur_in_EXMem,
output reg [31:0]PC_cur_out_EXMem,
input valid_in_EXMem,
input clk_EXMem, //寄存器时钟
input rst_EXMem, //寄存器复位
```

```
input [31:0]dMem out EX,
output reg[31:0]dMem out EXMem,
input en EXMem, //寄存器使能
input[31:0] PC in EXMem, //PC 输入
input[31:0] PC4 in EXMem, //PC+4 输入
input [4:0] Rd addr EXMem, //写目的寄存器地址输入
input zero in EXMem, //zero
input[31:0] ALU in EXMem, //ALU输入
input[31:0] Rs2 in EXMem ,//操作数 2 输入
input Branch in EXMem, //Branch
input MemRW in EXMem, //存储器读写
input [1:0] Jump in EXMem, //Jal. Jalr
input [2:0] MemtoReg in EXMem, //写回
input RegWrite in EXMem, //寄存器堆读写
input [31:0] Imm in EXMem,
input [31:0]inst in EXMem,
output reg valid out EXMem,
output reg[31:0] PC out EXMem, //PC 输出
output reg[31:0] PC4 out EXMem, //PC+4 输出
output reg[4:0] Rd addr out EXMem, //写目的寄存器输出
output reg zero out EXMem, //zero
output reg[31:0] ALU out EXMem, //ALU 输出
output reg[31:0] Rs2 out EXMem, //操作数 2 输出
output reg Branch out EXMem, //Branch
output reg MemRW out EXMem, //存储器读写
output reg[1:0] Jump out EXMem, //Jal. Jalr
output reg [2:0] MemtoReg out EXMem, //写回
output reg RegWrite out EXMem,//寄存器堆读写
output reg [31:0] Imm out EXMem,
output reg [31:0]inst out EXMem
always@(posedge clk EXMem or posedge rst EXMem)begin
if(rst EXMem) begin
PC out EXMem=0;
PC4 out EXMem=0;
Rd addr out EXMem=0;
zero out EXMem=0;
ALU out EXMem=0;
Rs2 out EXMem=0;
Branch out EXMem=0;
MemRW out EXMem=0;
Jump out EXMem=0;
MemtoReg out EXMem=0;
RegWrite out EXMem=0;
Imm out EXMem=0;
inst out EXMem=0;
valid out EXMem=0;
PC cur out EXMem=0;
dMem out EXMem=0;
end
```

```
else begin
if(en EXMem)begin
PC out EXMem=PC in EXMem;
PC4 out EXMem=PC4 in EXMem;
Rd addr out EXMem=Rd addr EXMem;
zero out EXMem=zero in EXMem;
ALU out EXMem=ALU in EXMem;
Rs2 out EXMem=Rs2 in EXMem;
Branch out EXMem=Branch in EXMem;
MemRW out EXMem=MemRW in EXMem;
Jump out EXMem=Jump in EXMem;
MemtoReg out EXMem=MemtoReg in EXMem;
RegWrite out EXMem=RegWrite in EXMem;
Imm out EXMem=Imm in EXMem;
inst out EXMem=inst in EXMem;
valid out EXMem=valid in EXMem;
dMem out EXMem=dMem out EX;
PC cur out EXMem=PC cur in EXMem;
end
end
end
endmodule
```


## Pipeline\_Mem 模块

```
module Pipeline Mem (
input zero in Mem, //zero
input Branch in Mem, //beq
input [1:0]Jump in Mem, //jal
output reg[1:0]PCSrc//PC选择控制输出
);
wire isBranch;
always@*begin
if(isBranch|Jump in Mem[0])
PCSrc=2'b01;
else if(Jump_in_Mem[1])
PCSrc=2'b10;
else
PCSrc=2'b00;
end
and 2 and 2 1(
.Op1(Branch in Mem),
.Op2(zero_in_Mem),
.Res(isBranch));
Endmodule
```

# 子模块: and 2

```
module and_2(
input wire Op1,
input wire Op2,
output wire Res
   );
   assign Res=Op1&Op2;
endmodule
```

## 1.4.4 WB 执行模块



# Pipeline\_WB 设计

```
module Pipeline_WB(
input[31:0] PC4_in_WB, //PC+4 输入
input[31:0] ALU_in_WB, //ALU 结果输出
input[31:0] PC_in_WB,//新pc,auipc
input [31:0] Imm in WB,//立即数输出,lui
input[31:0] Dmem data WB, //存储器数据输入
input[2:0] MemtoReg in WB, //写回选择控制
output [31:0] Data out WB //写回数据输出
);
   MUX5T1 MUX5T1 32 0(
   .s(MemtoReg in WB),
   .IO(ALU in WB),
   .I1(Dmem data WB),
   .I2(PC4 in WB),
   .I3(Imm in WB),
   .I4(PC in WB),
   .o(Data out WB));
endmodule
```

## 子模块: MUX5T1

```
module MUX5T1(
input[2:0] s,
input [31:0]I0,
```

```
input [31:0]I1,
input [31:0]I2,
input [31:0]I3,
input [31:0] I4,
output reg[31:0] o
   );
   always@(*)
   begin
   if(s==3'b000)
   o=I0;
   else if (s==3'b001)
   o=I1;
   else if (s==3'b010)
   o=12;
   else if (s==3'b011)
   o=I3;
   else
   o=I4;
   end
endmodule
```

#### Mem\_reg\_WB 设计

```
module Mem reg WB(
input [31:0] PC cur in MemWB,
output reg[31:0]PC cur out MemWB,
input clk MemWB, //寄存器时
input rst MemWB, //寄存器复位
input en MemWB, //寄存器使能
input valid in MemWB,
input[31:0] PC in MemWB,
input [31:0]inst in MemWB,
input[31:0] PC4 in MemWB, //PC+4 输入
input[4:0] Rd_addr MemWB, //写目的地址输入
input[31:0] ALU in MemWB, //ALU输入
input[31:0] Dmem data MemWB, //存储器数据输入
input[2:0] MemtoReg in MemWB, //写回
input[31:0]Imm in MemWB,
input RegWrite in MemWB, //寄存器堆读写
output reg valid out MemWB,
output reg[31:0]inst_out_MemWB,
output reg[31:0] PC out MemWB,
output reg[31:0] PC4 out MemWB, //PC+4 输出
output reg[4:0] Rd addr out MemWB, //写目的地址输出
output reg[31:0] ALU out MemWB, //ALU输出
output reg[31:0] DMem data out MemWB,//存储器数据输出
output reg[2:0] MemtoReg out MemWB, //写回
output reg RegWrite out MemWB,//寄存器堆读写
output reg [31:0] Imm out MemWB,
input [1:0] PCSrc in MemWB,
output reg [1:0] PCSrc out MemWB
```

```
always@(posedge clk MemWB or posedge rst MemWB)begin
   if(rst MemWB)
   begin
   PC4 out MemWB=0;
   Rd addr out MemWB=0;
   ALU out MemWB=0;
   DMem data out MemWB=0;
   MemtoReg out MemWB=0;
   RegWrite out MemWB=0;
   Imm out MemWB=0;
   PC out MemWB=0;
   inst out MemWB=0;
   valid out MemWB=0;
   PC cur out MemWB=0;
   PCSrc out MemWB=0;
   end
   else
   begin
   if(en MemWB)begin
   PC4 out MemWB=PC4 in MemWB;
   Rd addr out MemWB=Rd addr MemWB;
   ALU out MemWB=ALU in MemWB;
   DMem data out MemWB=Dmem data MemWB;
   MemtoReg out MemWB=MemtoReg in MemWB;
   RegWrite out MemWB=RegWrite in MemWB;
   Imm out MemWB=Imm in MemWB;
   PC out MemWB=PC in MemWB;
   valid out MemWB=1;
   inst out MemWB=inst in MemWB;
   PC cur out MemWB=PC cur in MemWB;
   PCSrc out MemWB=PCSrc in MemWB;
   end
   end
   end
   endmodule
Pipeline WB 设计
   module Pipeline WB(
   input[31:0] PC4 in WB, //PC+4 输入
   input[31:0] ALU in WB, //ALU 结果输出
   input[31:0] PC in WB,//新pc,auipc
   input [31:0] Imm in WB,//立即数输出,lui
   input[31:0] Dmem data WB, //存储器数据输入
   input[2:0] MemtoReg_in_WB, //写回选择控制
   output [31:0] Data out WB //写回数据输出
      MUX5T1 MUX5T1 32 0(
       .s(MemtoReg in WB),
```

.IO(ALU\_in\_WB),

```
.I1 (Dmem_data_WB),
.I2 (PC4_in_WB),
.I3 (Imm_in_WB),
.I4 (PC_in_WB),
.o(Data_out_WB));
Endmodule
```

#### 子模块: MUX5T1

```
module MUX5T1(
input[2:0] s,
input [31:0]IO,
input [31:0]I1,
input [31:0]I2,
input [31:0]I3,
input [31:0] I4,
output reg[31:0] o
   );
   always@(*)
   begin
   if(s==3'b000)
   o=I0;
   else if(s==3'b001)
   o=I1;
   else if (s==3'b010)
   o=12;
   else if (s==3'b011)
   o=I3;
   else
   o=I4;
   end
endmodule
```

#### stall 设计:

```
module stall(
   input rst stall, //复位
   input RegWrite out IDEX, //执行阶段寄存器写控制
   input [4:0]Rd addr out IDEX, //执行阶段寄存器写地址
   input RegWrite out EXMem, //访存阶段寄存器写控制
   input [4:0]Rd addr out EXMem, //访存阶段寄存器写地址
   input [4:0]Rs1 addr ID, //译码阶段寄存器读地址1
   input [4:0]Rs2 addr ID, //译码阶段寄存器读地址 2
   input Rs1 used, //Rs1 被使用
   input Rs2 used, //Rs2 被使用
   input Branch_ID, //译码阶段 b-type
   input [1:0] Jump ID, //译码阶段 jal
   input Branch out IDEX, //执行阶段 b-type
   input [1:0] Jump out IDEX, //执行阶段 jal
   input [1:0] PCSrc out MemWB,
   input Branch out EXMem, //访存阶段 b-type
```

```
input [1:0] Jump out EXMem, //访存阶段 jal
input [4:0]Rs1 addr IDEX,
input [4:0]Rs2 addr IDEX,
output reg en_IF, //流水线寄存器的使能及 NOP 信号
output reg en IFID,
output reg NOP IFID,
output reg NOP IDEx
);
always@* begin
if(rst stall)begin
//按理来说 rst 之后是要能正常用的
en IF=1;
en IFID=1;
NOP IFID=0;
NOP IDEx=0;
end
else begin
//Data hazard
//if(RegWrite out EXMem&&Rs1 used&&Rs1 addr ID!=0&&Rd addr out EXMem
==Rs1 addr ID)
NOP IFID=0;
NOP IDEx=0;
en IF=1;
en IFID=1;
if((Rs1 used&&Rs1 addr ID!=0&&Rd addr out EXMem==Rs1 addr ID)||(Rs1
used&&Rs1 addr ID!=0&&Rd addr out IDEX==Rs1 addr ID)||(Rs2 used&&Rs2
addr ID!=0&&Rd addr out IDEX==Rs2 addr ID) | | (Rs2 used&&Rs2 addr ID!
=0&&Rd addr out EXMem==Rs2 addr ID)||(Rs2 used&&Rs2 addr IDEX!=0&&Rd
addr out EXMem==Rs2 addr IDEX) | | (Rs1 used&&Rs1 addr IDEX!=0&&Rd add
r out EXMem==Rs1 addr IDEX))
begin
//插入 stall
NOP IDEx=1;
en IF=0;
en IFID=0;
end
//Control
hazard||(Branch out EXMem==1||Jump out EXMem==2'b01||Jump out EXMem=
=2'b10)
else if((Branch ID==1||Jump ID==2'b01||Jump ID==2'b10))
begin
NOP IFID=1;
en IF=0;
en IFID=0;
end
if((Branch_out_IDEX==1||Jump_out_IDEX==2'b01||Jump_out_IDEX==2'b10))
begin
NOP IFID=1;
```

```
//NOP IDEx=1;
    en IF=0;
    en IFID=0;
    end
    else
    if(Branch out EXMem==1||Jump out EXMem==2'b01||Jump out EXMem==2'b10)
    begin
    NOP IFID=1;
    //NOP IDEx=1;
    en IF=0;
    en IFID=0;
    end
    else if(PCSrc out MemWB!=0)
    begin
    NOP IFID=1;
    en IF=1;
    en IFID=1;
    end
    end
    end
    endmodule
    这里是添加后的框架展示图。

∨ ■ cpu : Core (Core.v) (10)

                > • Instruction_Fetch : Pipeline_IF (Pipeline_IF.v) (1)
                 IF_Reg_ID : IF_Reg_ID (IF_Reg_ID.v)
                > • Instruction_Decoder : Pipeline_ID (Pipeline_ID.v) (3)
                 ID_reg_EX_0 : ID_Reg_EX (ID_Reg_EX.v)
                > • Execute : Pipeline_EX (Pipeline_EX.v) (5)
                 Ex_reg_Mem_0 : Ex_reg_Mem (Ex_Reg_Mem.v)
                > Memory_Access : Pipeline_Mem (Pipeline_Mem.v) (1)
                 Mem_reg_WB_0 : Mem_reg_WB (Mem_Reg_WB.v)
                > Write_Back : Pipeline_WB (Pipeline_WB.v) (1)
                 stall : stall (stall.v)
流水线顶层设计:
    module Core(
    `VGA DBG Core Outputs
    input wire clk,
    input wire rst,
    input wire [31:0] imem o data,
    input wire [31:0] dmem o data,
    output wire MemRW,//
    output wire [31:0]imem addr,//
    output wire [31:0]dmem i data,//
    //output wire [31:0]PC_out_IF,/
    //output wire [31:0] PC out EX ,/////
    //output wire [31:0] PC4 out EX ,/////
    //output wire [1:0] PC SRC Mem,
```

output wire [31:0]dmem addr

```
);
wire [31:0]PC out IF;
wire [31:0]PC out IDEX;
wire [31:0]PC out EX;
wire [31:0]PC_out_EXMem;
wire [31:0] PC out MemWB;
wire [31:0]PC4 out EX;
wire [31:0]PC4_out_EXMem;
wire [31:0]PC4 out MemWB;
wire [31:0]inst ID;
wire [31:0]Data_out_WB;//WB的输出
wire [31:0] Rs1 out ID;
wire [31:0] Rs1_out_IDEX;
wire [31:0] Rs2 out ID;
wire [31:0] Rs2 out IDEX;
wire [31:0] Rs2 out EX;
wire [31:0] Rs2 out EXMem;
wire [4:0] Rd addr out ID;
wire [4:0] Rd addr out IDEX;
wire [4:0] Rd_addr_out_EXMem;
wire [4:0] Rd addr out MemWB;
wire [31:0]Imm_out_ID;
wire [31:0] Imm out IDEX;
wire [31:0] Imm out EXMem;
wire [31:0] Imm out MemWB;
wire ALUSrc_B_ID;
wire ALUSrc B IDEX;
wire [31:0]ALU_control_ID;
wire [31:0]ALU_control_IDEX;
wire Branch ID;
wire Branch_out_IDEX;
wire Branch out EXMem;
wire [1:0] Jump ID;
wire [1:0] Jump out IDEX;
wire MemRW ID;
wire MemRW IDEX;
wire [2:0]MemtoReg_ID;
wire [2:0] MemtoReg IDEX;
wire RegWrite out ID;
wire RegWrite out IDEX;
```

wire zero\_out\_EX;

```
wire zero out EXMem;
wire [31:0] ALU out EX;
wire [31:0]ALU out EXMem;
wire [31:0]ALU out MemWB;
wire Branch_our_EXMem;
wire [1:0] Jump out EXMem;
wire [2:0]MemtoReg out EXMem;
wire [2:0]MemtoReg_out_MemWB;
wire RegWrite out EXMem;
wire RegWrite out MemWB;
wire [1:0] PCSrc;
wire [31:0] DMem data out MemWB;
wire [31:0]inst out IDEX;
wire [31:0]inst_out_EXMem;
wire [31:0]inst out MemWB;
wire valid IFID;
wire valid out IDEX;
wire valid out EXMem;
wire valid out MemWB;
wire en IF;
wire en IFID;
wire NOP IFID;
wire NOP IDEx;
assign PC_out_EX_=PC_out_EXMem;
assign PC4 out EX =PC4 out EXMem;
   wire [1:0] PCSrc out MemWB;
   wire [31:0] inst out IF;
Pipeline IF Instruction Fetch (
.inst_in_IF(imem_o_data),
.inst out IF(inst out IF),
.clk IF(clk),
.NOP IFID(NOP IFID),
.rst IF(rst),
.en IF(en IF),
.PC4 in IF(imem addr+4),
.PC in IF(PC out MemWB),
.PC in jalr(ALU out MemWB),
.PCSrc(PCSrc_out_MemWB),
.PC_out_IF(PC_out_IF));
```

//

```
IF Reg ID IF Reg ID(
.clk IFID(clk),
.rst IFID(rst),
.en IFID(en IFID),
.PC in IFID(PC out IF),
.inst_in_IFID(inst_out_IF),
.NOP IFID(NOP IFID),
.PC out IFID(imem addr),
.inst_out_IFID(inst_ID),
.valid IFID(valid IFID));
Pipeline ID Instruction Decoder(
`VGA DBG RegFile Arguments
.clk ID(clk),
.rst ID(rst),
.RegWrite in ID(RegWrite out MemWB),
.Rd addr ID(Rd addr out MemWB),//要写的rd
.Wt data ID(Data out WB),
.Inst in ID(inst ID),
.Rd addr out ID(Rd addr out ID),//译码产生的rd
.Rs1 out ID(Rs1 out ID),
.Rs2 out ID(Rs2 out ID),
.Imm_out_ID(Imm_out_ID),
.ALUSrc B ID(ALUSrc B ID),
.ALU_control_ID(ALU_control_ID),
.Branch_ID(Branch_ID),
.MemRW ID(MemRW ID),
.Jump ID(Jump ID),
.MemtoReg ID (MemtoReg ID),
.RegWrite_out_ID(RegWrite_out_ID));
ID_Reg_EX ID_reg_EX_0(
.valid in IDEX(valid IFID),
.valid out IDEX(valid out IDEX),
.clk IDEX(clk),
.rst IDEX(rst),
.en IDEX(1),
.NOP IDEX(NOP IDEx),
.PC in IDEX(imem addr),
.Rd addr IDEX(Rd addr out ID),
.inst_in_IDEX(inst_ID),
.Rs1 in IDEX(Rs1 out ID),
.Rs2 in IDEX(Rs2 out ID),
.Imm in IDEX(Imm out ID),
```

```
.ALUSrc B in IDEX (ALUSrc B ID),
.ALU control in IDEX(ALU control ID),
.Branch in IDEX (Branch ID),
.MemRW in IDEX(MemRW ID),
.Jump in IDEX (Jump ID),
.MemtoReg_in_IDEX(MemtoReg_ID),
.RegWrite in IDEX(RegWrite out ID),
.PC out IDEX(PC out IDEX),
.inst out IDEX(inst out IDEX),
.Rd addr out IDEX(Rd addr out IDEX),
.Rs1 out IDEX(Rs1 out IDEX),
.Rs2 out IDEX(Rs2 out IDEX),
.Imm out IDEX(Imm out IDEX),
.ALUSrc B IDEX(ALUSrc B IDEX),
.ALU_control_out_IDEX(ALU_control_IDEX),
.Branch out IDEX(Branch out IDEX),
.Jump out IDEX(Jump out IDEX),
.MemRW out IDEX (MemRW IDEX),
.MemtoReg out IDEX (MemtoReg IDEX),
.RegWrite out IDEX(RegWrite out IDEX));
wire [31:0]dMem out EX;
Pipeline EX Execute(
.PC in EX(PC out IDEX),
.Rs1 in EX(Rs1 out IDEX),
.Rs2 in EX(Rs2 out IDEX),
.Imm_in_EX(Imm_out_IDEX),
.ALUSrc B in EX(ALUSrc B IDEX),
.ALU control in EX(ALU control IDEX),
.PC out EX(PC out EX),//加了立即数的PC
.PC4 out EX(PC4 out EX),//加了4的PC
.zero_out_EX(zero_out_EX),
.ALU out EX(ALU out EX),
.dMem out EX(dMem out EX),
.Rs2 out EX(Rs2 out EX));
wire [31:0] PC cur out EXMem;
Ex reg Mem Ex reg Mem 0(
.dMem out EX(dMem out EX),
.dMem out EXMem(dmem addr),
.PC cur in EXMem(PC out IDEX),
.PC cur out EXMem(PC cur out EXMem),
.valid in EXMem(valid out IDEX),
.valid out EXMem(valid out EXMem),
```

```
.clk EXMem(clk),
.rst EXMem(rst),
.en EXMem(1),
.inst in EXMem(inst out IDEX),
.PC_in_EXMem(PC_out_EX),//加了立即数的PC
.PC4 in EXMem(PC4 out EX),
.Rd addr EXMem(Rd addr out IDEX),
.zero in EXMem(zero out EX),
.ALU in EXMem(ALU out EX),
.Rs2 in EXMem(Rs2 out EX),
.Imm_in_EXMem(Imm_out_IDEX),
.Branch in EXMem(Branch out IDEX),
.MemRW in EXMem(MemRW IDEX),
.Jump_in_EXMem(Jump_out_IDEX),
.MemtoReg in EXMem(MemtoReg IDEX),
.RegWrite_in_EXMem(RegWrite_out_IDEX),
.PC out EXMem(PC out EXMem),
.PC4 out EXMem(PC4 out EXMem),
.Rd addr out EXMem(Rd addr out EXMem),
.zero_out_EXMem(zero_out_EXMem),
.ALU out EXMem(ALU_out_EXMem),
.Rs2_out_EXMem(dmem_i data),
.Branch out EXMem(Branch out EXMem),
.MemRW out EXMem (MemRW),
.Jump_out_EXMem(Jump_out_EXMem),
.MemtoReg out EXMem (MemtoReg out EXMem),
.Imm out EXMem(Imm out EXMem),
.inst out EXMem(inst out EXMem),
.RegWrite_out_EXMem(RegWrite_out_EXMem));
Pipeline_Mem Memory_Access(
.zero_in_Mem(zero_out_EXMem),
.Branch in Mem (Branch out EXMem),
.Jump in Mem (Jump out EXMem),
.PCSrc(PCSrc));
wire [31:0] PC cur out MemWB;
Mem reg WB Mem reg WB 0(
.PCSrc in MemWB(PCSrc),
.PCSrc out MemWB(PCSrc out MemWB),
.PC cur in MemWB(PC cur out EXMem),
.PC_cur_out_MemWB(PC_cur_out_MemWB),
.valid in MemWB(valid out EXMem),
```

```
.valid out MemWB(valid out MemWB),
.clk MemWB(clk),
.rst MemWB(rst),
.en MemWB(1),
.inst in MemWB(inst out EXMem),
.PC_in_MemWB(PC_out_EXMem),
.PC4 in MemWB(PC4 out EXMem),
.Rd addr MemWB(Rd addr out EXMem),
.Imm in MemWB(Imm out EXMem),
.ALU in MemWB(ALU out EXMem),
.Dmem data MemWB (dmem o data),
.MemtoReg in MemWB (MemtoReg out EXMem),
.RegWrite in MemWB(RegWrite out EXMem),
.PC out MemWB(PC out MemWB),
.PC4 out MemWB(PC4 out MemWB),
.Rd addr out MemWB(Rd addr out MemWB),
.ALU out MemWB(ALU out MemWB),
.Imm out MemWB(Imm out MemWB),
.DMem data out MemWB (DMem data out MemWB),
.MemtoReg out MemWB (MemtoReg out MemWB),
.inst out MemWB(inst out MemWB),
.RegWrite out MemWB(RegWrite out MemWB));
Pipeline WB Write Back(
.PC4 in WB(PC4 out MemWB),
.ALU in WB(ALU out MemWB),
.PC_in_WB(PC_out_MemWB),
.Imm in WB(Imm out MemWB),
.Dmem data WB (DMem data out MemWB),
.MemtoReg in WB (MemtoReg out MemWB),
.Data out WB(Data out WB));
stall stall(
.rst stall(rst),
.RegWrite out IDEX(RegWrite out IDEX), //执行阶段寄存器写控制
.Rd addr out IDEX(Rd addr out IDEX), //执行阶段寄存器写地址
.RegWrite_out_EXMem(RegWrite_out_EXMem), //访存阶段寄存器写控制
.Rd addr out EXMem(Rd addr out EXMem), //访存阶段寄存器写地址
.Rs1 addr ID(inst ID[19:15]), //译码阶段寄存器读地址 1
.Rs2 addr ID(inst ID[24:20]), //译码阶段寄存器读地址 2
.Rs1 addr IDEX(inst out IDEX[19:15]),
.Rs2 addr IDEX(inst out IDEX[24:20]),
```

```
.Rs1 used(1), //Rs1被使用
   .Rs2 used(1), //Rs2 被使用
   .Branch ID(Branch ID), //译码阶段 b-type
   .Jump ID(Jump ID), //译码阶段 jal
   .Branch out IDEX(Branch out IDEX), //执行阶段 b-type
   .Jump out IDEX(Jump out IDEX), //执行阶段jal
   .Branch out EXMem(Branch out EXMem), //访存阶段b-type
   .Jump out EXMem(Jump out EXMem), //访存阶段jal
    .PCSrc out MemWB(PCSrc out MemWB),
    .en IF(en IF), //流水线寄存器的使能及 NOP 信号
   .en IFID(en IFID),
   .NOP IFID (NOP IFID),
   .NOP IDEx(NOP IDEx) );
// assign dbg pc=PC out IF;
   assign dbg pc=PC out IF;
   assign dbg inst= imem o data;
   assign dbg IfId pc = imem addr;
   assign dbg IfId inst =inst ID;
   assign dbg IfId valid = valid IFID;
   assign dbg IdEx pc = PC out IDEX;
   assign dbg IdEx inst = inst out IDEX;
   assign dbg IdEx valid = valid out IDEX;
   assign dbg IdEx rd = Rd addr out IDEX;
   assign dbg IdEx rs1 =inst out IDEX[19:15];
   assign dbg IdEx rs2 =inst out IDEX[24:20];
   assign dbg IdEx rs1 val =Rs1 out IDEX;
   assign dbg IdEx rs2 val =Rs2 out IDEX;
   assign dbg IdEx reg wen = RegWrite out IDEX;
   assign dbg IdEx is imm =ALUSrc B IDEX;
   assign dbg IdEx imm = Imm out IDEX;
   assign dbg IdEx mem wen = MemRW IDEX;
   assign dbg IdEx mem ren = ~MemRW IDEX;
   assign dbg IdEx is branch = Branch out IDEX;
   assign dbg IdEx is jal = ( Jump out IDEX==2'b01)?1:0;
   assign dbg IdEx is jalr = (Jump out IDEX==2'b10)?1:0;
   assign dbg IdEx is auipc = (inst out IDEX[6:0]==7'b0010111)?1:0;
   assign dbg IdEx is lui = (inst out IDEX[6:0] == 7'b0110111)?1:0;
   assign dbg IdEx alu ctrl =ALU control IDEX;
   assign dbg IdEx cmp ctrl = 0;
   assign dbg ExMa pc = PC cur out EXMem;
   assign dbg ExMa inst =inst out EXMem;
```

```
assign dbg ExMa valid = valid out EXMem;
   assign dbg ExMa rd = Rd addr out EXMem;
   assign dbg ExMa reg wen = RegWrite out EXMem;
   assign dbg ExMa mem w data = dmem i data;
   assign dbg ExMa alu res = ALU out EXMem;
   assign dbg_ExMa_mem_wen = MemRW;
   assign dbg ExMa mem ren = ~MemRW;
   assign dbg ExMa is jal = (Jump out EXMem==2'b01)?1:0;
   assign dbg_ExMa_is_jalr = (Jump_out EXMem==2'b10)?1:0;
   assign dbg MaWb pc =PC cur out MemWB;
   assign dbg MaWb inst = inst out MemWB;
   assign dbg MaWb valid = valid out MemWB;
   assign dbg MaWb rd = Rd addr out MemWB;
   assign dbg MaWb reg wen = RegWrite out MemWB;
   assign dbg_MaWb_reg_w_data = Data_out_WB;
endmodule
```

# 二、实验结果验证

#### 2.1 仿真展示

因为有无冒险的流水线设计本质是多了一个模块,采取的仿真指令设计与结果如下: 自己的代码如图:


0x0	0x00900293	addi x5 x0 9	0x00900293
0x4	0xFFF00313	addi x6 x0 -1	0xFFF00313
0x8	0x006281B3	add x3 x5 x6	0x006281B3
0xc	0x00618233	add x4 x3 x6	0x00618233
0x10	0x00402023	sw x4 0(x0)	sw x4 0(x0
0x14	0x00002383	lw x7 0(x0)	lw x7 0(x0
0x18	0x00500C63	beq x0 x5 24	0x00500C63
0x1c	0x0140006F	jal x0 20	0x0140006F
0x20	0x005000B3	add x1 x0 x5	0x005000B3
0x24	0x005000B3	add x1 x0 x5	0x005000B3
0x28	0x005000B3	add x1 x0 x5	0x005000B3

首先测试第四条指令,测试 data hazard,之后测试连续的 hazard,比如 sw, lw 指令。最后


测试beq, jal。测试如图:




可以看见两个 add 指令都停了两拍,结果也存入。



#### NOP正确。



如图, beq 和jal 对应的指令正确,停顿了三拍,符合 control hazard 的结果。



Jal 也正确。

#### 2.2 指令展示

由于 5.4 的使用的指令,实际上就是 5.3 的测试文件加上了中断的情况,因此这里仅选取了中断的 coe 文件展示流水线运行的正确性。


```
memory_initialization_radix=16;
memory_initialization_vector=
0000013,
00100093,
00100113,
00100193,
00100213,
00802283,
00128333,
0020C3B3,
40708433,
FFF1E493,
00327533,
00502223,
005325B3,
0AA3C613,
00818663,
0000013,
0000033,
0012D6B3,
00147713,
0034E7B3,
00A50833,
0085C8B3,
00402903,
004629B3,
0016DA13,
00A77AB3,
00C71463,
```

```
0000013,
40128B33,
00150B93,
00986C33,
00B9CCB3,
OFFA7D13,
00390DB3,
002A5E33,
OAF9EE93,
001A0F33,
00802F83,
F69FF06F,
001A8A93,
001B8B93,
001C8C93;
指令即为:
main:
addi x0, x0, 0x0
addi x1, x0, 0x1
\#x1 = 0x1
addi x2, x0, 0x1
\#x2 = 0x1
addi x3, x0, 0x1
\#x3 = 0x1
addi x4, x0, 0x1
\#x4 = 0x1
1w \times 5,0 \times 8 (\times 0)
#x5 = 0x80000000
add x6, x5, x1
#x6 = 0x80000001
xor x7, x1, x2
#x7 = 0
sub x8,x1,x7
\#x8 = 0x1
1w \times 9,0 \times 5c(x0)
x0) #x9 = 0xFFFFFFFF
and x10, x4, x3
#x10 = 0x1
sw x5,0x4(x0) \#mem(1)=0x8000000
slt x11,x6,x5
#x11 = 0x0
xori x12,x7,0xAA #x12= 0xAA
beq x3,x8,loop1
addi x0, x0, 0x0
add x0, x0, x0
```

```
loop1:
srl x13,x5,x1 #x13= 0x40000000
andi x14, x8, 0x1
#x14= 0x1
or x15, x9, x3
#x15= 0xFFFFFFF
add x16, x10, x10 #x16 = 0x2
xor x17, x11, x8 #x17 = 0x1
1 \text{w} \times 18,0 \times 4 (\times 0) \# \times 18 = 0 \times 800000000
slt x19, x12, x4 #x19 = 0
srli x20,x13,0x1 #x20= 0x20000000
and x21, x14, x10 #x21 = 0x1
bne x14, x12, loop2
addi x0, x0, 0x0
loop2:sub x22,x5,x1 #x22= 0x7FFFFFFF
addi x23, x10, 0x1 #x23 = 0x2
or x24, x16, x9 \#x24 = 0xFFFFFFFF
xor x25, x19, x11 #x25 = 0x0
andi x26, x20, 0xFF #x26 = 0x200000FF
add x27, x18, x3 \#x27 = 0x80000001
srl x28,x20,x2 #x28= 0x10000000
ori x29,x19,0xAF #x29= 0xAF
add x30, x20, x1 \#x30 = 0x20000001
1 \text{w} \times 31,0 \times 8 (\times 0) \# \times 31 = 0 \times 800000000
jal x0, main
addi x21,x21,0
x1
addi x23,x23,0x1
adid x25, x25, 0x1
```


#### 下面进行分析:

这里是初始阶段,开始取指并且开始转化指令命令。IF 处的 PC 为 000000008, Id 处的 PC 为 00000004, 寄存器值为 0, valid 为 1, 一切正常。



这里是流水线已将第一条指令给运行完毕的时候,可以看到,Inst 为 00100093 这条指令,已经被送到了 WB 阶段,而对用的 add x1, x0,1 这句话已经被完整执行,可以看到,在ra 寄存器中,值已经从上图的 00000000 改为了目前的 00000001,可以说明,流水线的运行是正常的。

从 pc=00000018 开始,展示 stal1 的功能,这里的指令为 00128333,即 add x6, x5, x1,而前一个 pc=00000014 时, inst 为 00802283,即 lw x5, 0x8(x0)。由于 lw 指令的存在,我们可以推测,需要停顿三拍进行等待。



可以看到,这里确实停了三拍,我们可以看到 pc 在 00000018 处停留了三拍,所以 stall 的设计是正确的。其余的实验结果在验收时进行了展示,完成了后续冒险的指令。

# 三、讨论、心得

本实验书写难度不大,就是在4.3的基础上加上几个寄存器。由于4.3使用了很多.v文

件,因此诸如ALU,SCPU\_Ctr1等模块都不需要进行更改,如果有bug也不会考虑是这些模块的问题。需要考虑的就是所有的时序问题: reg在上升沿还是下降沿处理、PC的处理情况,32位寄存器的读写时序以及RAM, ROM的读写情况等等。理论上分析不够,需要多种情况进行讨论,分析,进行不断的下板尝试得出结论。

5.4在处理 hazard上面难度不高,主要是对理论课的复刻。关键问题有两点,第一点是 hazard情况复杂,需要传入很多参数,需要很多实现方法。因此非常容易出现bug。第二点 是由于5.3的实现比较多样,指令在hazard方面会出现很多情况。简单实现方法是所有的1d指令 全部 nop 三拍,可能效率较低。对于stall的实现,最初我的理解有问题,关于NOP和EN的情况 欠缺考虑,后来在重新学习了理论课才掌握。

本实验最难的一点就是自己的代码的独特情况的处理,包括5.3的调试也是,技巧性和 重复性较高,知识性较低,关键是掌握调试技巧。