
计算机体系结构期末课程梳理

潘哲 2021年12月24日

什么是 Computer Architecture?

 Computer Architecture is the science and art of selecting and interconnecting hardware components to create computers that meet functional, performance, cost and power goals.




章节回顾

	Topic	Reference
Ch1.	Fundamentals of Quantitative Design and Analysis (Quantitative principles)	Chapter 1
Review	Pipelining: Basic and Intermediate Concepts (How to design a pipelined CPU)	Appendix C
Ch2.	Memory Hierarchy Design (How to improve cache and memory)	Chapter 2 Appendix B
Ch3.	Instruction-Level Parallelism and Its Exploitation (How to implement dynamic scheduling)	Chapter 3 Appendix A
Ch4.	Data-Level Parallelism in Vector, SIMD, and GPU Architectures	Chapter 4
Ch5.	Thread-Level Parallelism	Chapter 5

- 如何去公平的衡量一个体系 结构设计? (Ch1)
- 如何去优化memory部分? (Ch2 Appx B)
- 如何去优化CPU部分? (Ch3, 4, 5 Appx C)


Answer: 量化分析, 对系统建模, 抽象成小学应用题





- 如何去公平的衡量一个体系结构设计? (Ch1)
- 如何去优化memory部分? (Ch2 Appx B)
- 如何去优化CPU部分? (Ch3, 4, 5 Appx C)

Answer: 在CPU和memory之间增加cache, cache优化, memory分bank交叠




- 如何去公平的衡量一个体系结构设计? (Ch1)
- 如何去优化memory部分? (Ch2 Appx B)
- 如何去优化CPU部分? (Ch3, 4, 5 Appx C)

Answer: 流水线


引入的问题: 控制冲突, 结构冲

突,数据冲突




- 如何去公平的衡量一个体系 结构设计? (Ch1)
- 如何去优化memory部分? (Ch2 Appx B)
- 如何去优化CPU部分? (Ch3, 4, 5 Appx C)

Answer: 流水线,动态调度, 分支预测,投机,多发射,多 线程,提高执行效率



- · 如何去公平的衡量一个体系 结构设计? (Ch1)
- 如何去优化memory部分? (Ch2 Appx B)
- 如何去优化CPU部分? (Ch3, 4, 5 Appx C)

Answer: 将运算单元复制多份, 执行类似的任务, 提高运算能力 SIMD,GPU




- 如何去公平的衡量一个体系结构设计? (Ch1)
- 如何去优化memory部分? (Ch2 Appx B)
- 如何去优化CPU部分? (Ch3, 4, 5 Appx C)

Answer: 多处理器,多线程

引入的问题: cache一致性,

memory连续性



Challenges of "three walls"

ILP Wall

 diminishing returns on finding more <u>ILP</u> HW (Explicit thread and data parallelism must be exploited)

Memory Wall

 growing disparity of speed between CPU and memory outside the CPU chip. Memory latency would become an overwhelming bottleneck in computer performance.

Power Wall

 the trend of consuming double the power with each doubling of operating frequency

- Dynamic power: power consumption in switching transistors.
 - Power _{dynamic} = ½ *Capacitive load * Voltage² * Frequency switched
 - Energy _{dynamic} = Capacitive load * Voltage²
- Static power: power consumption when a transistor is off due to power leakage
 - Power static = current static * Voltage

Cost of an Integrated Circuit

$$Cost of integrated circuit = \frac{Cost of die + Cost of testing die + Cost of packaging and final test}{Final test yield}$$

$$Cost of die = \frac{Cost of wafer}{Dies per wafer \times Die yield}$$

Dies per wafer =
$$\frac{\pi \times (\text{Wafer diameter}/2)^2}{\text{Die area}} - \frac{\pi \times \text{Wafer diameter}}{\sqrt{2 \times \text{Die area}}}$$

Die yield = Wafer yield $\times 1/(1 + Defects per unit area \times Die area)^N$

Measurements of Dependability

- Module reliability: continuous service accomplishment (of the time to failure)
 - MTTF: Mean Time To Failure
 - MTTR: Mean Time To Repair (service interruption)
 - FIT: Failure In Time = 1/MTTF
 - MTBF: Mean Time Between Failure = MTTF+MTTR
- Module availability
 - <u>MTTF</u> = <u>MTTF</u> MTTF + MTTR MTBF

跟MTTF相关的不要想多了,直接求倒数就是损坏频率

Amdahl's Law

The execution time using the original computer with the enhanced mode will be the time spent using the unenhanced portion of the computer plus the time spent using the enhancement:

Execution time_{new} = Execution time_{old}
$$\times \left((1 - Fraction_{enhanced}) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}} \right)$$

The overall speedup is the ratio of the execution times:

$$Speedup_{overall} = \frac{Execution \ time_{old}}{Execution \ time_{new}} = \frac{1}{(1 - Fraction_{enhanced}) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}}$$

Example

Suppose that we want to enhance the processor used for web serving. The new processor is 10 times faster on computation in the web serving application than the old processor. Assuming that the original processor is busy with computation 40% of the time and is waiting for I/O 60% of the time, what is the overall speedup gained by incorporating the enhancement?

Answer

Fraction_{enhanced} = 0.4; Speedup_{enhanced} = 10; Speedup_{overall} =
$$\frac{1}{0.6 + \frac{0.4}{10}} = \frac{1}{0.64} \approx 1.56$$

- 建议
 - · 记不住的性能相关公式抄到A4纸上
 - 审清题意,将问题退化成小学应用题,实在不会做假象一个值去推,如上题可假想原执行时间为1000s去推现执行时间

36 terms of Cache

Cache

data cache

block

Block address

full associative

n-way set associative

misses per instruction

Valid bit

cache hit

cache miss

Write through

random replacement

Average memory access time

Virtual memory

Instruction cache

page

index field

set associative

set

Memory stall cycles

dirty bit

hit time

miss rate

write back

least-recently used

write buffer

unified cache

tag field

block offset

direct mapped

address trace

miss penalty

locality

page fault


write allocate

no-write allocate

write stall


Four Questions for Memory Hierarchy Designers


- Q1: Where can a block be placed in the upper level?
 (Block placement)
 - Fully Associative, Set Associative, Direct Mapped
- Q2: How is a block found if it is in the upper level? (Block identification)
 - Tag/Block
- Q3: Which block should be replaced on a miss? (Block replacement)
 - Random, LRU, FIFO
- Q4: What happens on a write? (Write strategy)
 - Write Back or Write Through (with Write Buffer)





· Memory size: 4G, Cache 8K, 2-way set associate





read/write miss/hit dirty/clean 自由组合生成8个case 自己推一下各自所需始终周期数。例如write back+write around策略下write miss dirty需要写回一个块到memory,从memory读一个块,最后再写到cache上

 Assume a fully associative wtrie-back cache with many cache entries that starts empty.below is a sequence of five memory operations(the address is in square brackets):

1 write Mem[100];
2 write Mem[100];
3 Read Mem[200];
4 write Mem[200];
5 write Mem[100];
write allocate versus
write allocate?

Answer:

for no-write allocate misses: 1,2,3,5

hit: 4

for write allocate misses: 1,3

hit: 2,4,5

20/42

How to Improve Cache Performance?


AMAT = HitTime + MissRate×MissPenalty

- Reduce the time to hit in the cache.--4 --small and simple caches, avoiding address translation, way prediction, and trace caches
 Increase cache bandwidth .--3
- -- pipelined cache access, multibanked caches, nonblocking caches,
- 3. Reduce the miss penalty--4
 ——multilevel caches, critical word first, read miss prior to
 writes, merging write buffers, and victim caches
 4. Reduce the miss rate--4
- --larger block size, large cache size, higher associativity, and compiler optimizations
 Reduce the miss penalty and miss rate via parallelism--2 --hardware prefetching, and compiler prefetching

Tip:

- 整页抄在A4纸上
- 计算题有空自己推一
- 过程一定要写, 至少 有过程分。如果直接 写答案错了没分
- 中间结果不要提前近 似, 一定要算到最后 一步再近似

Virtual address wide = 43 bits, Memory physical address wide = 38 bits, Page size = 8KB. Cache capacity =16KB. If a virtually indexed and physically tagged cache is used. And the cache is 2-way associative write back cache with 32 byte block size.



Performance of main memory

Latency


harder to reduce latency; Important for Start Access for D1

Bandwidth


easier to improve bandwidth with new organizations
Important for I/O.

Also for cache with second-level and larger block sizes.

Tip: 带宽, 延迟和interleave 的思想要懂, 其他自己看



第3章: 指令级并行性及其开发方法 (pipeline)



第3章:指令级并行性及其开发方法(Scoreboard)

- Issue: a instruction is issued when
 - The functional unit is available and
 - No other active instruction has the same destination register.
 - Avoid strutural hazard and WAW hazard
- · Read Operands (RO)
 - The read operation is delayed until both the operands are available.
 - This means that no previously issued but ncompleted instruction has the operand as its destination.
 - This resolves RAW hazards dynamically
- Execution (EX)
 - Notify the scoreboard when completed so the functional unit can be reused.
- Write result (WB)
 - The scoreboard checks for WAR hazards and stalls the completing instruction if necessary.

第3章: 指令级并行性及其开发方法 (Scoreboard)



Tip:

- 多说无益,自己须亲自 推过
- 截取lab6一段代码,寄存器赋值顺序应该是 91829,自己推一下

div x8, x7, x2 mul x9, x4, x5 mul x9, x8, x2 addi x2, x0, 4 jalr x1,0(x0)

第3章: 指令级并行性 (Scoreboard reaname)

Instruction	n sta	tus:			Read	Exec	Exec	Write				
Instructio	n	j	k	Issue	Oper	start	Comp	Result	_6			
LD	F6	34+	R2	1	2	3	4	5				
LD	F2	45+	R3	2	3	4	5	6				
MULTD	FO	F2	F4	3	7	8	17	18				
SUBD	F8	F6	F2	4	7	8	9	10				
DIVD	F10	FO	F6	5	(19)							
ADDD	F6	F8	F2	11	12	13	14	15				
Functional unit status:			dest	SI	S2	FU	FU	Fj?	Fk?			
	Time	Nan	1e	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Int1		No								
		Int2		No								
		Mul	t1	No								
		Add	ĺ	No								
	-								Mult1		NO	

F4

P4

P34

F6

P42

P38

Clock

Tip:

F30


- 多说无益, 自己须亲自推过
- 区别在于硬件寄存器多,可以通过映射不同寄存器解决WAR, WAW问题

P40

F10 F12

P12

第3章:指令级并行性及其开发方法(Tomasulo)



Tip:

No

No

No


- 多说无益, 自己须亲自 推过
- 注意和scoreboard的区 别,有保留站保存真实 寄存器值,可以硬件解 决WAW, WAR

Register result status:

Clock F10F12 ... F30 57 M*F4 M(A2) (M-M+V(M-M) Result

Once again: In-order issue, out-of-order execution and out-of-order completion.

第3章: 指令级并行性及其开发方法(投机执行)




Tip:

- 多说无益,自己须亲自 推过
- 比Tomasulo (顺序发射 乱序执行) 多了一个顺 序提交,设置ROB记录 每一条指令的系信息

第3章: 指令级并行性及其开发方法(动态预测)

2-bit Branch-Prediction Buffer



Correlating Branch Predictors

2-bits per branch
local predictors

2-bit global
branch history
(01 = not taken then taken)


(m,n)预测器的含义是观察该跳转前m条跳转语句,选择一个n位的对应预测器。(1,1)预测器自己结合PPT推一遍

第3章: 指令级并行性及其开发方法(其他)

- 多发射
 - 之前所有方法每个周期只能发射1条指令,那么反过来每个指令至少需要1个周期,多发射每个周期能够发射多条指令,使


得CPI可以小于1


- 循环展开
- 多线程



第4章:数据级并行GPU, vector, SIMD


- SIMD三种变体
 - · Vector, 向量处理, 以vector为基本粒度
 - · SIMD, AVX指令集, 支持多数据并行处理
 - GPU, SIMT异构体系
- Tip
 - 一些概念清楚就好Strip Mining 什么的, 可能考一些计算周期的,分析方式和之前 流水线分析冲突类似。重要的是计算题一 定要写过程!








第4章:数据级并行GPU,vector,SIMD(补充)


- GPU架构 (以NVIDIA Fermi为例)
 - 物理架构
 - · 每个GPU有多个SM
 - 每个SM内部有多个计算单元core,他们执行任务接受SM调度器的调度,以warp为粒度
- 存储架构
 - 每一个SM独有一个L1 cache/SMEM
 - 在global memory和SM之间有L2 cache












第4章:数据级并行GPU,vector,SIMD(补充)

• GPU硬件层次结构

- SP: streaming processor, 一个计算核心Core, 可以理解成1个小CPU, 对应1个线程的计算
- SM: streaming multiprocessor,包含很多SP。SM的数量几十 几百都可能,看架构。任务接受SM调度器调度,基本单位 是warp(32线程)。运行时一个SM可以同时容纳多个warp
- Device: 指GPU板卡, 可以有多个SM
- · GPU软件层次结构
 - Thread: 一个线程, 执行的最小粒度, 映射到一个core中
 - Block:包含很多个thread,block内共享Inst.code (SIMT), 在执行时block会以warp的形式打包分发给空闲的SM上。通常block内线程数是warpSize(32)的整数倍,以免线程束空闲
 - Grid:包含多个block,用于更高层抽象。通常包含block的数量选择SM数量的整数倍,便于负载均衡








Figure 7 Memory Hierarchy

第5章线程级并行


- 多线程
 - UMA/NUMA shared/distribute
 - 提供线程级并行同时会产生通信开销,统一数据多份 副本,造成缓存一致性问题与存储连续性问题,需要 同步等
- 缓存一致性
 - 同一个数据多个副本, cache coherence通过一些手段 (snoopy directory) 保证同一个数据的信息在多个副 本中正确传递
- 存储连续性
 - 存储相关指令执行对单核可以是乱序的,但多核协调的程序正确性需要对存储相关指令进行约束






Snooping

Message type	Source	Destination	Msg Content	
Read miss	Local cache	Home directory	P, A	
	r P reads data at ac read sharer and an	ldress A; range to send data ba	ack	
Write miss	Local cache	Home directory	P, A	
	r P has a write miss ne exclusive owner	at address A; and arrange to send o	data back	Director
Invalidate	Local cache	Home directory	A	
Request to block at a		o all remote caches t	hat are caching the	
Invalidate	Home directory	Remote caches	Α	
Invalidate	a shared copy at a	ddress A.		
Fetch	Home directory	Remote cache	A	
> Fetch the	block at address A	and send it to its hom	ne directory	
	Home directory		A	
	block at address A the block in the cad	and send it to its hom	ne directory;	
Data value reply	Home directory	Local cache	Data	
> Return a d	data value from the	home memory (read	miss response)	
Data write-back		Home directory	A, Data	
> Write-back	k a data value for a	ddress A (invalidate r	response)	
- TTING DUG	a data raido foi d	adioco il filivalidato i	coponido	S



Directory

Directory State Machine



Directory

第5章线程级并行(同步)

- Tip
 - 了解同步相关的硬件指令含义
 - 计算题抄在A4纸上参考

- Memory accesses executed by each processor were kept in order
- Memory accesses among different processors were interleaved.

