




Computer Organization & Design The Hardware/Software Interface

Chapter 4
The processor
Part 1

Haifeng Liu
College of Computer Science and Technology, Zhejiang University
haifengliu@zju.edu.cn

Computer Organization





Contents



- Introduction & Logic Design Conventions
- Building a datapath
- A Simple Implementation Scheme
- Pipelining

4.1 Introduction



■ CPU performance factors

- Instruction count
 - Determined by ISA and compiler
- CPI and Cycle time
 - Determined by CPU hardware

■ We will examine two RISC-V implementations

- A simplified version
- A more realistic pipelined version

■ Simple subset, shows most aspects

- Memory reference: ld, sd
- Arithmetic/logical: add, sub, and, or, slt
- Control transfer: beq, jal

□实现不少于下列指令

R-Type: add, sub, and, or, xor, slt,srl;

I-Type: addi, andi, ori, xori, slti, srli, lw;

S-Type: sw;

B-Type: beq;

J-Type: Jal;





Instruction Execution Overview




- For every instruction, the first two steps are identical
 - Fetch the instruction from the memory
 - Decode and read the registers
- Next steps depend on the instruction class
 - Memory-reference Arithmetic-logical branches
- Depending on instruction class
 - Use ALU to calculate
 - Arithmetic result
 - Memory address for load/store
 - Branch comparison
 - Access data memory for load/store
 - PC \leftarrow target address or PC + 4



沙大学 计算机学院 系统结构与系统软件实验室

Simple Implementation





洲方子大学 Zhedlang University 计算机学院 系统结构与系统软件实验室


ALU




算术逻辑运算器ALU: 即运算器

- 5 Operations
- "Set on less than": if A<B then Result=1;

else Result=0.



Operation	Function	
000	And	
001	Or	
010	Add	
110	Sub	
111	Slt	






注析;三大学 计算机学院 系统结构与系统软件实验室


REGISTER



□ Register

- State element。
- Can be controlled by Write signal.
 - 置0,数据输出保持原状态不变
 - 置1,在有效时钟边沿到来,数据输出为数据输入值








Memory



□ 存储器:


- 可分为指令存储器与数据存储器;
- 指令存储器设为只读;输入指令地址,输出指令。
- 数据存储器可以读写,由MemRead和MemWrite控制。按地址读出数据输出,或将写数据写 入地址所指存储器单元。



Register Files--Built using D flip-flops




- 32 64-bit Registers;
- Input: 2 5-bit register number/ one 5-bit register number and 64-bit data;
- Output: 64-bit data;
- Register write control.





Register File: Read-Output






Register File: Write-Input



Written to the register








Description: 32×64bits Register files

```
Module regs(input clk, rst, RegWrite,
            input [4:0] Rs1 addr, Rs2 addr, Wt addr,
            input [63:0] Wt data,
            output [63:0] Rs1_data, Rs2_data
                                            // r1 - r31
       reg [63:0] register [1:31];
       integer i;
       assign rdata_A = (Rs1_addr== 0) ? 0 : register[Rs1_addr];
                                                                           // read
       assign rdata_B = (Rs2_addr== 0) ? 0 : register[Rs2_addr];
                                                                              // read
       always @(posedge clk or posedge rst)
       begin if (rst==1)
                                                                    // reset
                      for (i=1; i<32; i=i+1) register[i] <= 0;
               else if ((Wt_addr != 0) && (RegWrite == 1))
                      register[Wt_addr] <= Wt_data;</pre>
                                                                           // write
       end
endmodule
```

The other elements



- □ Immediate generation unit:
 - 输入指令产生立即数的逻辑功能
 - □ 根据指令类型 (加载,存储或者分支指令),产生相应的立即数
 - 转移指令偏移量左移位的功能
 - □ 立即数字段符号扩展为64位结果输出



Immediate generation

■ Load: $L_{imm} = \{\{52\{inst[31]\}\}, Inst[31:20]\};$

b. Immediate generation unit

0000011

Save: $S \text{ imm} = \{\{52\{\text{inst}[31]\}\}, \text{Inst}[31:25], \text{inst}[11:7]\};$

0100011

Branch: SB imm = $\{\{51\{\text{inst }[31]\}\}, \text{inst}[31], \text{inst }[7], \text{inst}[30:25], \text{inst}[11:8], 1'b0\}\}$

1100011

 $UJ = \{\{43\{inst[31]\}\}, inst[31], inst[19:12], inst[20], inst[30:21], 1'b0\};$ ■ Jal:

1101111



油厂工人学 计算机学院 系统结构与系统软件实验室




ImmSel

Instruction type	Instruction opcode[6:0]	Instruction operation	(sign-extend)immediate	ImmSel
I-type	0000011	Lw;lbu;lh; lb;lhu		
	0010011	Addi;slti;sltiu;xori;ori; andi;	(sign-extend) instr[31:20]	00
	1100111	jalr		
S-type	0100011	Sw;sb;sh	(sign-extend) instr[31:25],[11:7]	01
B-type	1100011	Beq;bne;blt;bge;bltu; bgeu	(sign-extend) instr[31],[7],[30:25],[11:8],1'b0	
J-type	1101111	jal	(sign-extend) instr[31],[19:12],[20],[30:21],1'b0	11




CPU Overview






Multiplexers





Control





治析 :: 大学 计算机学院 系统结构与系统软件实验室

Logic Design Conventions



■ Information encoded in binary

- \blacksquare Low voltage = 0, High voltage = 1
- One wire per bit
- Multi-bit data encoded on multi-wire buses

□ Combinational element

- Operate on data
- Output is a function of input

■ State (sequential) elements

Store information







Clocking Methodology



- An edge triggered methodology
- Typical execution:
 - read contents of some state elements,
 - send values through some combinational logic
 - write results to one or more state elements





Contents



- Introduction & Logic Design Conventions
- Building a datapath
- A Simple Implementation Scheme
- Pipelining
- Exceptions





□ Datapath

- Elements that process data and addresses in the CPU □ Registers, ALUs, mux's, memories, ...
- We will build a RISC-V datapath incrementally
 - Refining the overview design

RISC-V fields (format)



Name	Field				Comments		
(Field Size)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format
l-type	immediate[11:0]		rs1	funct3	rd	opcode	Loads & immediate arithmetic
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	Stores
SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode	Conditional branch format
UJ-type	immediate[20,10:1,11,19:12]				rd	opcode	Unconditional jump format
U-type	immediate[31:12]				rd	opcode	Upper immediate format

□ *opcode*: basic operation of the instruction.

□ *rs1*: the first register source operand.

□ *rs2*: the second register source operand.

□ *rd*: the register destination operand.

function, this field selects the specific variant of the operation in the op field. **□** funct:

□ *Immediate*: address or immediate





Name	Example	Comments
32 registers	x0-x31	Fast locations for data. In RISC-V, data must be in registers to perform arithmetic. Register x0 always equals 0.
2 ⁶¹ memory words	Memory[0], Memory[8],, Memory[18446744073709551608]	Accessed only by data transfer instructions. RISC-V uses byte addresses, so sequential doubleword accesses differ by 8. Memory holds data structures, arrays, and spilled registers.

Name	Register name	Usage	Preserved On call?
х0	0	The constant value 0	n.a.
x1(ra)	1	Return address(link register)	yes
x2(sp)	2	Stack pointer	yes
x3(gp)	3	Global pointer	yes
x4(tp)	4	Thread pointer	yes
x5-x7	5-7	Temporaries	no
x8-x9	8-9	Saved	yes
x10-x17	10-17	Arguments/results	no
x18-x27	18-27	Saved	yes
x28-x31	28-31	Temporaries	no



注析了之大学 计算机学院 系统结构与系统软件实验室

RISC-V assembly language



Category	Instruction	Example	Meaning	Comments
	add	add x5,x6,x7	x5=x6 + x7	Add two source register operands
Arithmetic	subtract	sub x5,x6,x7	x5=x6 - x7	First source register subtracts second one
	add immediate	addi x5,x6,20	x5=x6+20	Used to add constants
	load doubleword	ld x5, 40(x6)	x5=Memory[x6+40]	doubleword from memory to register
Data transfer	store doubleword	sd x5, 40(x6)	Memory[x6+40]=x5	doubleword from register to memory
Logical	and	and x5, x6, 3	x5=x6 & 3	Arithmetic shift right by register
	inclusive or	or x5,x6,x7	x5=x6 x7	Bit-by-bit OR
Conditional	branch if equal	beq x5, x6, 100	if(x5 == x6) go to PC+100	PC-relative branch if registers equal
Branch	branch if not equal	bne x5, x6, 100	if(x5!= x6) go to PC+100	PC-relative branch if registers not equal
Unconditional Branch	jump and link	jal x1, 100	x1 = PC + 4; go to PC+100	PC-relative procedure call
	jump and link register	jalr x1, 100(x5)	x1 = PC + 4; go to $x5+100$	procedure return; indirect call



Instruction execution in RISC-V



□ Fetch:

- Take instructions from the instruction memory
- Modify PC to point the next instruction

■ Instruction decoding & Read Operand:

- Will be translated into machine control command
- Reading Register Operands, whether or not to use

Executive Control:

- Control the implementation of the corresponding ALU operation
- **■** Memory access:
 - Write or Read data from memory
 - Only ld/sd
- **■** Write results to register:
 - If it is R-type instructions, ALU results are written to rd
 - If it is I-type instructions, memory data are written to rd
- Modify PC for branch instructions






Instruction fetching three elements



Data Stream of Instruction fetching

How to connect? Who?



Instruction memory

Program counter

Adder




Instruction fetching unit




□ Instruction Register

■ Can you omit it?














□Abstract / Simplified View:



Path Built using Multiplexer



Data Stream of Instruction executing


- □ R-type instruction Datapath
- □ I-type instruction Datapath
 - For ALU
 - For load
- □ S-type (store) instruction Datapath
- □ SB-type (branch) instruction Datapath
- **□** UJ-type instruction Datapath
 - For Jump
- ☐ First, Look at the data flow within instruction execution




治析》:大学 计算机学院 系统结构与系统软件实验室

R type Instruction & Data stream






I type (load) Instruction & Data stream




S-type (store) Instruction & Data stream sd x1, 200(x2) ALUop Read register operands control Calculate address using 12-bit offset **ALUC** Use ALU, but sign-RegWrite ALU operation extend offset Read reg. address1 func3 Write register value to Read data1 memory Zero Read reg. address2 **MemWrite** Registers rs1(5) ALU result address rd Write reg. address Read data2 Read data Write data Data rs2(5) **Memory** Write data **Imm 64** ins_{0-31} MemRead Gen

计算机学院 系统结构与系统软件实验室



UJ type Instruction










- First-cut data path does an instruction in one clock cycle
 - Each datapath element can only do one function at a time
 - Hence, we need separate instruction and data memories
- Use multiplexers where alternate data sources are used for different instructions











Full Datapath








Full datapath MUX T I-Id Shift left 1 RegWrite ins₁₅₋₁₉ Pood address1 3 ALU operation Read address Read data11 ins₂₀₋₂₄ Read address2 MenWrite **Registers** Instruction ins₇₋₁₁ Write address ALU auc ress Read data2 Read data Instruction Write data Data **Memory Memory** Write data ins₀₋₃₁ MenRead Gen 64hits data 油汽之大学 计算机学院

系统结构与系统软件实验室


Full datapath






Full datapath







Contents



- Introduction & Logic Design Conventions
- Building a datapath
- A Simple Implementation Scheme
- Pipelining



Building the Datapath & Controller

□ There are 7+4 signals Branch М u Add Х Add Sum jump Shift left 1 Read ALU operation ALUSro Read register 1 Read MemWrite address data 1 Read **MemtoReg** Zero register 2 Instruction Registers Read ALU Read result Address Write data data 2 М Instruction register u memory X X Write data Data Write RegWrite memory MemRead **Imm** Gen





Building Controller

Analyse for cause and effect

- ☐ Information comes from the 32 bits of the instruction
- ☐ Selecting the operations to perform (ALU, read/write, etc.)
- ☐ Controlling the flow of data (multiplexor inputs)
- ☐ ALU's operation based on instruction type and function code

Name		Fic	eld				Comments
(Field Size)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format
I-type	immediate[11:0]		rs1	funct3	rd	opcode	Loads & immediate arithmetic
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	Stores
SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode	Conditional branch format
UJ-type	immediate[20,10:1,11,19:12]				rd	opcode	Unconditional jump format
U-type	immediate[31:12]				rd	opcode	Upper immediate format



What should ALU do?



□ ALU used for

■ Load/Store: F = add

■ Branch: F = subtract

R-type: F depends on opcode

□ Assume 2-bit ALUOp derived from opcode


Combinational logic derives ALU control

Operation	Function
000	And
001	Or
010	Add
110	Sub
111	SIt

opcode	ALUOp	Operation	Funct7	funct3	ALU function	ALU control
ld	00	load register	XXXXXXX	XXX	add	0010
sd	00	store register	XXXXXXX	XXX	add	0010
beq	01	branch on equal	XXXXXXX	XXX	subtract	0110
R-type	10	add	0000000	000	add	0010
		subtract	0100000	000	subtract	0110
		AND	0000000	111	AND	0000
		OR	0000000	110	OR	0001
5 · 4 · 4	2 to 10 to 10	SLT	000000	010	SIt	0111

The ALU control is where and other signals(6) **Output signals**






Scheme of Controller



□ 2-level decoder






Signals for datapath Defined 7 control signals

Signal name	Effect when deasserted(=0)	Effect when asserted(=1)		
RegWrite	None	Register destination input is written with the value on the Write data input		
ALUScr	The second ALU operand come from the second register file output (Read data 2)	The second ALU operand is the sign-extended lower 16 bits of the instruction		
Branch (PCSrc)	The PC is replaced by the output of the adder that computers the value PC+4	The PC is replaced by the output of the adder that computers the branch target.		
Jump	The PC is replaced by PC+4 or branch target	The PC is updated by jump address computed by adder		
MemRead	None	Data memory contents designated by the address input are put on the Read data output.		
MemWrite	None	Data memory contents designated by the address input are replaced by value on the Write data input.		
MemtoReg	00: The value fed to register Write data input comes from the Alu	01: The value fed to the register Write data input comes from the data memory.		
(2位)		10: The value fed to the register Write data input comes from PC+4		

Our Simple Control Structure



- All of the logic is combinational
- We wait for everything to settle down, and the right thing to be done
 - ALU might not produce right answer? right away
 - we use write signals along with clock to determine when to write



We are ignoring some details like setup and hold times



江大学 计算机学院 系统结构与系统软件实验室

Designing the Main Control Unit First level





00

ld

■ Main Control Unit function

- ALU op (2)
- Divided 6 control signals into 2 groups
 - □ 4 Mux
 - □ 3 R/W







Truth tables & Circuitry of main Controller

输入		输出								
Instruction	OPCode	ALUSrcB	Memto- Reg	Reg Write	Mem Read	Mem Write	Branch	Jump	ALU Op1	ALU Op0
R-format	0110011	0	00	1	0	0	0	0	1	0
Ld(I-Type)	0000011	1	01	1	1	0	0	0	0	0
sd(S-Type)	0100011	1	X	0	0	1	0	0	0	0
beq(SB-Type)	1100111	0	X	0	0	0	1	0	0	1
Jal(UJ-Type)	1101111	X	10	1	0	0	0	1	X	Χ





□指令译码器参考描述

```
`define CPU ctrl signals {ALUSrc B,MemtoReg,RegWR,MemWrite,Branch,Jump,ALUop}
         always @* begin
                  case(OPcode)
                  5'b01100: begin CPU ctrl signals = ?; end
                                                               //ALU
                  5'b00000: begin CPU ctrl signals = ?; end
                                                               //load
                  5'b01000: begin CPU_ctrl_signals = ?; end
                                                               //store
                  5'b11000: begin CPU ctrl signals = ?; end
                                                              //beq
                  5'b11011: begin CPU ctrl signals = ?; end
                                                            //jump
                  5'b00100: begin CPU ctrl signals = ?; end
                                                               //ALU(addi;;;;)
                  default:
                            begin CPU ctrl signals = ?; end
                  endcase
        end
```

Design the ALU Decoder

second level



□ ALU operation is decided by 2-bit ALUOp derived from opcode, and funct7 & funct3 fields of the instruction

Combinational logic derives ALU control

opcode	ALUOp	Operation	Funct7	funct3	ALU function	ALU control
ld	00	load register	XXXXXXX	XXX	add	0010
sd	00	store register	XXXXXXX	XXX	add	0010
beq	01	branch on equal	XXXXXXX	XXX	subtract	0110
R-type	10	add	0000000	000	add	0010
		subtract	0100000	000	subtract	0110
		AND	0000000	111	AND	0000
		OR	0000000	110	OR	0001
		SLT	0000000	010	SIt	0111







```
■ ALU Control HDL Description
```

```
assign Fun = \{Fun3, Fun7\};
always @* begin
  case(ALUop)
  2'b10: ALU Control = ?;
                                            //add计算地址
  2'b11: ALU Control = ?;
                                            //sub比较条件
  2'b00:
     case(Fun)
                                            //add
        4'b0000: ALU Control = 3'b010;
        4'b0001: ALU Control = ?; //sub
        4'b1110: ALU Control = ?; //and
        4'b1100: ALU Control = ?; //or
        4'b0100: ALU Control = ?; //slt
        4'b1010: ALU Control = ?; //srl
        4'b1000: ALU Control = ?; //xor
        default: ALU Control=3'bx;
        endcase
  2'b01:
     case(Fun3)
```


治析》:大学 计算机学院 系统结构与系统软件实验室

R-Type Instruc

					, ,
funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add x9, x20, x21

- 1. Read two register operands
- 2. Perform arithmetic/logical operation
- 3. Write register result








Load Instruction

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

ld x1, 200(x2)

- 1. Read register operands
- 2. Calculate address using 12-bit offset
 - 1. Use ALU, but signextend offset
- 3. Read memory and update register








Save Instructio

immediate[11:5]	rs2	rs1	funct3	immediate[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

sd x1, 200(x2)

- 1. Read register operands
- 2. Calculate address using 12-bit offset
 - Use ALU, but signextend offset
- 3. Write register value to memory





BEQ Instruction

imm[12]

imm[10:5]

rs2

rs1 funct3


imm[4:1]

imm[11]

opcode

beq x1, x2, 200

- Read register operands
- **□** Compare operands
 - Use ALU, subtract and check Zero output
- **□** Calculate target address
 - Sign-extend displacement
 - Shift left 1 place (halfword displacement)
 - Add to PC value and update PC





Jal Instruction

imm[20]

imm[10:1] imm[11]


imm[19:12]

rd

opcode

jal x1, procedure


- Write PC+4 to rd
- **□** Calculate target address
 - Sign-extend displacement
 - Shift left 1 place (halfword displacement)
 - Add to PC value and update PC





Single Cycle Implementation performance for lw





- □ Calculate cycle time assuming negligible delays except:
 - memory (200ps), ALU and adders (200ps), register file access (100ps)

200ps

100+100=200ps

200ps

200ps



沙大学 计算机学院 系统结构与系统软件实验室





□ Let's see the following table:

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
ld	200ps	100 ps	200ps	200ps	100 ps	800ps
sd	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

The conclusion:

Different instructions needs different time.

The clock cycle must meet the need of the slowest instruction. So, some time will be wasted.







OLongest delay determines clock period

- & Critical path: load instruction
- \P Instruction memory \rightarrow register file \rightarrow ALU \rightarrow data memory \rightarrow register file
- **OWasteful of area. If the instruction needs to use some functional unit multiple times.**
 - £ E.g., the instruction 'mult' needs to use the ALU repeatedly. So, the CPU will be very large.
- **OViolates design principle**
 - € Making the common case fast
- We will improve performance by pipelining






□ One Solution:

- Use a smaller cycle time
- Let different instructions take different numbers of cycles

□ a Multicycle datapath:





4.6 Exception



□ The cause of changing CPU's work flow:

- Control instructions in program (bne/beq, jal, etc) It is foreseeable in programming flow
- Something happen suddenly (Exception and Interruption) It is unpredictable
 - □ Call Instructions triggered by hardware

■ Exception

Arises within the CPU (e.g.

	Type of event	From where?	RISC-V terminology
	System reset	External	Exception
	I/O device request	External	Interrupt
• •	Invoke the operating system from user program	Internal	Exception
	Using an undefined instruction	Internal	Exception
	Hardware malfunctions	Either	Either

- From an external I/O controller
- **□** Dealing with them without sacrificing performance is hard



治析》:大学 计算机学院 系统结构与系统软件实验室

Handling Exceptions



- **□** Save PC of offending (or interrupted) instruction
 - In RISC-V: Supervisor Exception Program Counter (SEPC)
- **□** Save indication of the problem
 - In RISC-V: Supervisor Exception Cause Register (SCAUSE)
 - 64 bits, but most bits unused
 - Exception code field: 2 for undefined opcode, 12 for hardware malfunction, ...
- □ Jump to handler
 - Assume at 0000 0000 1C09 0000_{hex}



An Alternate Mechanism



□ Vectored Interrupts

Handler address determined by the cause

■ Exception vector address to be added to a vector table base register:

Undefined opcode $00\ 0100\ 0000_{\text{two}}$

 $01\ 1000\ 0000_{\text{two}}$ Hardware malfunction:

□ Instructions either

- Deal with the interrupt, or
- Jump to real handler





Handler Actions



- □ Read cause, and transfer to relevant handler
- **□** Determine action required
- **□** If restartable
 - Take corrective action
 - use SEPC to return to program
- **□** Otherwise
 - Terminate program
 - Report error using SEPC, SCAUSE, ...







□ add control signal

- CauseWrite for SCAUSE
- EPCWrite for SEPC

$$SEPC = PC - 4$$

process of control

- \blacksquare SCAUSE = 0 or 1
- \blacksquare SEPC = PC 4
- PC←address of process routine (ex. c0000000)

Assignment



□ Reading

■ Textbook 4.1-4.4

□ Assignment

4.1, 4.4, 4.6, 4.7, 4.8, 4.11, 4.13



OEND