



Timing analysis


Integrated Overview of Controller



During Single Transfer / First loop of Burst Transfer




During Burst Transfer



Burst Module

If Single Transfer is selected, don't do anything.

Done through setting the mux to 0.




Burst Module - Burst len



^burst len gets fed in during counter = 1 and gets shifted into the STP module at counter = 2

At counter=5, burst_len has been fully shifted in.

Burst Module - Initial addr




Counter 0: Enable gets pulled high,

Counter 1: Addr gets fed in,

Counter 2: STP module starts to move this data into internal shift reg,

Burst Module - Initial addr




Counter 21: STP module has fully read in the addr and sends it to adder module

Burst Module - Initial addr

After initial addr is loaded, set the loaded flag and addr_sel(mux control)

Addr read for the STP/PTS module starts when counter = 2



Burst Module - Adder

Takes initial addr and counter module's value and adds them tgt




Counter 22: Initial addr and counter are both available in the adder module


Counter 0 of next loop: Adds initial address and counter value together

Burst Module - compare module

Cycle 22: When compare module detects that the counter value exceeds the burst len, assert stop signal to the burst control to stop sending address serially



Burst Module - address PTS module




Counter 1: Next address to be accessed is loaded into the internal shift register

Counter 2: Starts to output the address serially. Address to be output here is 2 (from LSB to MSB)


- Counter 2: output bit 0
- Counter 3: output bit 1
- Counter 4 onwards: output bit 0
- Overall: 20'b0000_0000_0000_0000_0010

MRAM STP/PTS module -



MRAM STP/PTS module - data/addr STP module (write op)

At counter = 2, data gets read and takes 1 cycle to be shifted into the internal shift register




MRAM STP/PTS module - data/addr STP module (write op)

At counter = 18, data is fully in the internal shift register.

At counter = 22, addr is fully in the internal shift register.

Can be sent to the MRAM alongside the control signals



MRAM STP/PTS module - addr STP module (write op)

At counter = 22, signals are asserted to write to the MRAM


At counter = 0 of the next cycle, it is in the MRAM



MRAM STP/PTS module - Read operation

Data is read out in the next loop after address is provided

Addr = 0; data in address 0 is 5555h, 0101_0101_0101_0101b. Data is output from LSB to MSB



Testbench - burst read example

```
198 //-----
199 // BURST READ
200 @(posedge clk)
201 rst <= 0;
202
203 burst_en <= 1;
204 mode_sel <= 1;
205 read_write_sel <= 3'b110;
206
207 @(posedge clk)
208 burst_len_in <= 1;
209 addr_in <= 0;
210
211 @(posedge clk)
212 burst_len_in <= 1;
213 addr_in <= 0;
214
215 for (i = 0; i < 18; i = i+1) begin
216     @(posedge clk)
217     addr_in <= 0;
218     burst_len_in <= 0;
219 end
220
221 @(posedge clk)
222 @(posedge clk)
223 @(posedge clk)
224
225
226 // Stall to see output
227 @(posedge clk)
228 for (i = 0; i < 69; i = i+1) begin
229     @(posedge clk)
230     addr_in <= 0;
231 end
```


Control signals

Burst len = 3


Addr = 0

Stall to see output

MRAM	
w_writeEnable_n	1
> address[19:0]	00008
▼ mram[0:15][15:0]	5555,fff,0002,X000,X
> [0][15:0]	5555
> [1][15:0]	fff
> [2][15:0]	0002



Testbench - burst read example



Integrated module summary

1 loop consists of 23 cycles (0-22)

Writing:


- Takes 23 cycles

Reading:

- Takes 23 cycles to provide address
- Data is output on the next loop, cycle 4 to 19

MRAM STP/PTS module standalone

Data is being shifted into the STP module's shift register during counter 1 instead of counter 2 as opposed to the integrated module




^addr and data is being shifted into the STP modules from counter=1 onwards

MRAM STP/PTS module standalone

MRAM is being written to on cycle 0 of the next loop

Therefore, writing takes 22 cycles (1 faster than the integrated module)




^addr is fully inside the shift register at counter = 21.

MRAM STP/PTS module standalone

Reading of data:

- Address needs to be provided first. Therefore, initial 21 cycles needed
- In the next loop, data gets serialy output from counter 3 onwards




^Data gets loaded in at counter = 2, shifted out at counter = 3

MRAM STP/PTS module standalone

Reading of data:

- Subsequent reads in succession will case the loop to take 23 cycles due to shifting of data



^half word read, lower byte

MRAM STP/PTS module standalone Summary

Writing:

- 22 cycles

Reading:

- Initial 22 cycles for writing address
- Subsequent 23 cycle per loop (due to shifting of data into registers I believe)
- Data is output on the next loop, cycle 3 to 18

Questions n stuff

- Can I clarify, how does my memory controller fit into the PULP microprocessor? Does it act something like a shared memory between the PULP and accelerator that Yan Rui(the other FYP student) is developing?
- How can I request for the Zboard FPGA? Do I have to email Jeremiah for it?
- I only managed to finish this integration as there were quite a bit of bugs and synchronization issues between the 2 modules. I will continue to work on the other design I have in mind over the next few weeks.