

# Timing analysis


# Integrated Overview of Controller



# During Single Transfer / First loop of Burst Transfer




# **During Burst Transfer**




#### **Burst Module**

If Single Transfer is selected, don't do anything.


Done through setting the mux to 0.



## Burst Module - Burst len



## Burst Module - Initial addr




## Burst Module - Initial addr



### Burst Module - Initial addr

After initial addr is loaded, set the loaded flag and addr\_sel(mux control)

Addr read for the STP/PTS module starts when counter = 2



## Burst Module - Adder

Takes initial addr and counter module's value and adds them tgt




## Burst Module - compare module


Cycle 22: When compare module detects that the counter value exceeds the burst len, assert stop signal to the burst control to stop sending address serially



## Burst Module - address PTS module




## MRAM STP/PTS module -



# MRAM STP/PTS module - data/addr STP module (write op)

At counter = 2, data gets read and takes 1 cycle to be shifted into the internal shift register




# MRAM STP/PTS module - data/addr STP module (write op)

At counter = 18, data is fully in the internal shift register.

At counter = 22, addr is fully in the internal shift register.


Can be sent to the MRAM alongside the control signals



## MRAM STP/PTS module - addr STP module (write op)

At counter = 22, signals are asserted to write to the MRAM


At counter = 0 of the next cycle, it is in the MRAM



## MRAM STP/PTS module - Read operation

Data is read out in the next loop after address is provided

Addr = 0; data in address 0 is 5555h, 0101\_0101\_0101\_0101b. Data is output from LSB to MSB



## Testbench - burst read example

226

229

230


231

// Stall to see output
@(posedge clk)


@ (posedge clk)

addr in <= 0;

for (i = 0; i < 69; i = i+1) begin



# Testbench - burst read example



# Integrated module summary

1 loop consists of 23 cycles (0-22)

#### Writing:

Takes 23 cycles

#### Reading:

- Takes 23 cycles to provide address
- Data is output on the next loop, cycle 4 to 19