CLASS 3

T04

DOCUMENT: 0020-3936

DESCRIPTION:

VER 01 Sub-system of Load Sharing for ADC - PWM Modulator

Sub-system of Load Sharing for ADC - PWM Modulator

| | | CLASS 3 |
|-------------------------------|---|--------------|
| DOCUMENT: 0020-3936 VER 01 | DESCRIPTION: Sub-system of Load Sharing for ADC - PWM Modulator | PAGE 2/57 |

| | | CLASS 3 |
|------------------|--|---------|
| DOCUMENT: | DESCRIPTION: | PAGE |
| 0020-3936 VER 01 | Sub-system of Load Sharing for ADC - PWM Modulator | 3/57 |

Version History

| VERSION: | VERSION: | CHANGE: |
|----------|----------|--|
| 00 | WEWEI | Edit on Sub-system of Load Sharing for ADC - PWM Modulator by WEWEI |
| 01 | WEWEI | Modified section 6.2 and added section 7.2.3 by WEWEI |
| 01 | RBMAR | Added section 3.1.6 Modified section 3.2.1.2 with the latest code for common mode voltage injection Added section 8 (Appendices) |

DOCUMENT: DESCRIPTION: PAGE 0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 4/57

Table of Contents

| CHAPTER: | DESCRIPTION: PAGE | : |
|----------|--|-------------------|
| 1. | Introduction | 6 |
| 1.1 | Document Scope | 7 |
| 1.2 | Document Structure | 7 |
| 1.3 | Abbreviation | 8 |
| 1.4 | References | 8 |
| 2. | Requirement Specification for PWM Modulator | 9 |
| 2.1 | Introduction | 9 |
| 2.2 | Document Structure | 9 |
| 2.3 | Requirement Specification Heritage | 9 |
| 2.4 | Function Tree | 9 |
| 2.5 | Functional Requirement Specification | 11 |
| 2.5.1 | 6.1 Requirement | 11 |
| 2.5.2 | 6.2 Requirement | 11 |
| 3. | Design Description for PWM Modulator | 11 |
| 3.1 | Design Description | 11 |
| 3.1.1 | Voltage Space Vector | 12 |
| 3.1.2 | Sector Identification | 13 |
| 3.1.3 | Calculation of Duty Cycles | 19 |
| | · | |
| 3.1.4 | Calculation of CMV $oldsymbol{U_0}$ and Its Two Limits | 22 |
| 3.1.5 | Transistor Switching Time With and Without CMV Injection $m{U_0} m{U}$ | I _{0 24} |
| 3.1.6 | Software flow chart for PWM | 32 |
| 3.2 | Design Verification | 34 |
| 3.2.1 | CMV injection | 34 |
| 3.2.2 | DPWMMIN | 38 |
| 4. | DFMEA for PWM Modulator | 41 |
| 5. | DVPL for PWM Modulator | 41 |
| 6. | DVPR for PWM Modulator | 41 |
| 6.1 | Background | 41 |
| 6.1.1 | Purpose | 41 |
| 6.2 | Test Specification | 41 |
| 6.2.1 | Test setup | 41 |
| 6.2.2 | Measurement system | 41 |
| 6.3 | Execution and reporting | 44 |
| 6.3.1 | Risk Assessment | 44 |
| 6.3.2 | Resources needed | 44 |
| 6.3.3 | Responsible | 44 |
| 7. | DVRE for PWM Modulator | 45 |
| 7.1 | Test Results | 45 |
| 7.2 | Overall summery | 53 |
| 7.2.1 | Test cases # 01-10 | 54 |
| 7.2.2 | Test cases # 11-18 | 55 |
| 7.2.3 | Comparison with the old wrong code (Release 3.0) | 56 |
| 8. | APPENDICES | 57 |
| 8.1 | References | 57 |
| 8.2 | Word/Abbreviation List | 57 |

DOCUMENT: DESCRIPTION: PAGE 0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 5/57

List of Figures

| 9 | |
|--|----|
| Figure 1. Three-phase voltage source inverter | 6 |
| Figure 2. Eight switching states topologies | 6 |
| Figure 3. Six-Sector Definition | 12 |
| Figure 4. Reference vector in $U_{1x} - U_{1\perp x} (U_{\alpha} - U_{\beta})$ plane | 13 |
| Figure 5. Reference vector in U_{2y} – $U_{2\perp y}$ plane | 14 |
| Figure 6. Reference vector in U_{3_z} – $U_{3\perp z}$ plane | 14 |
| Figure 7. Waveform of 6-Sector Determination | 16 |
| Figure 8. DPWM1 Sector Definition | |
| Figure 9. Illustration of different switching times of each transistor in one PWM cycle (off time) | |
| Figure 10. Calculation of duty cycle from Vα, Vβ | 20 |
| Figure 11. Example: PWM Top Gate Signal | 22 |
| Figure 12. (a) the minimum value and (b) the maximum value of common mode voltage | 23 |
| Figure 13. Switching pulse pattern for the three phases in the 6 different sectors | |
| Figure 14. Sector definition for DPWM0 | 31 |
| Figure 15. Sector definition for DPWMMIN | 32 |
| Figure 16. The PWM Block Diagram | 35 |
| Figure 17. Waveform of V0 and Va, Vb, Vc | |
| Figure 18. Waveform of output of DPWMMIN | |
| Figure 19. Modulation waveform s of the modern PWM methods (Mi=0.7) | 39 |
| Figure 20. VPC test setup for PWM Modulator | 43 |

DOCUMENT: DESCRIPTION: PAGE Sub-system of Load Sharing for ADC - PWM Modulator 6/57 0020-3936 VER

1. Introduction




Figure 1. Three-phase voltage source inverter

The topology of a typical three-phase PWM-VSI (pulse width modulation – voltage source inverter) is shown in Figure 1. Assign the middle point of the DC link capacitor voltage as 0V, the virtual grounding, as shown in the circuit diagram. The zero sequence signal, v0, is the instantaneous voltage of the center point of the

PWM output voltages, i.e.
$$v_o = \frac{v_a + v_b + v_c}{3}$$

(1-1)

From the circuit diagram it's clear that the phase voltage of the PWM outputs are $v_a-v_0,v_b-v_0,$ and v_c-v_0 . The change of the zero sequence signals will not affect the phase or line voltage of the PWM output.

S1 to S6 are the six power switches that shape the output, which are controlled by the switching variables a, a', b, b', c and c'. The switches must be controlled so that at no time are both switches in the same leg turned on or else the DC supply would be shorted. This requirement may be met by the complementary operation of the switches within a leg. ie. if a is on then a' is off and vice versa. In such, six non-zero output voltages (known as non-zero switching states) and two zero output voltages (known as zero switching states) are possible. These eight topologies are shown in Figure 2.




Figure 2. Eight switching states topologies

DOCUMENT: DESCRIPTION PAGE Sub-system of Load Sharing for ADC - PWM Modulator 0020-3936 VER 01

SVPWM is based on the representation of the three phase quantities as vectors in a two-dimensional $(\alpha-\beta)$ plane. In this modulation technique, the three phase quantities can be transformed to their equivalent twophase quantity. Let the three-phase sinusoidal voltage component be

$$U_a = |\vec{U}| \cos \alpha$$

 $U_b = |\vec{U}| \cos(\alpha - 120^\circ)$
 $U_c = |\vec{U}| \cos(\alpha + 120^\circ)$

(1-2)

Then, the two-phase quantity for SVPWM analysis is:
$$\begin{bmatrix} V_{\alpha} \\ V_{\beta} \end{bmatrix} = \frac{2}{3} \begin{bmatrix} 1 & -\frac{1}{2} & -\frac{1}{2} \\ 0 & -\frac{\sqrt{3}}{2} & -\frac{\sqrt{3}}{2} \end{bmatrix} \begin{bmatrix} V_{\alpha} \\ V_{b} \\ V_{c} \end{bmatrix}$$

(1-3)

This transformation is equivalent to an orthogonal projection of Va,Vb,Vc onto the two-dimensional α-β plane. The same transformation can be applied to the desired output voltage to get the desired reference voltage vector, V* in the α-β plane. The objective of SVPWM technique is to approximate the reference voltage vector V* using the eight switching patterns. To code the above eight switching states in binary, it is required to have three bits, Let '1' denote the switch is ON and '0' denote the switch in OFF. Table 1 gives the details of different phase and line voltages for the eight states.


> Table 1. Switching patterns and output vectors Voltage Switching Line to neutral Line to line U_{α} U_B vectors voltage voltage vectors Α С Ubn Uab Ubc В Uan Ucn Uca V0 0 0 0 0 0 0 0 0 0 V1 0 0 2/3 -1/3 -1/3 0 2/3 0 1 1 -1 V2 1/3 -2/30 1 1 0 1/3 1 -1 1/3 V3 -1/3 2/3 0 1 0 -1/3 -1 1 0 1/3 V4 -2/3 1/3 1/3 0 1 1 -1 0 1 2/3 V5 0 1 -1/3 1/3 2/3 -1 0 0 1/3 V6 1/3 1 0 1 1/3 -2/31/3 1 -1 0 1 1 0 0 0 0 0 0

1.1 **Document Scope**

Since PWM modulator with common mode injection capability is the sub-level of load sharing, the Requirement Specification, Design Description, Design Failure Mode and Effect Analysis, Design Verification Plan and Design Verification Procedure are combined together in this document. The purpose of this document is to modify the PWM so that it has the common mode voltage injection capability to control common mode circulation current. The study of different PWM scheme can facilitate our modification.

1.2 **Document Structure**

The heritage of this document is shown below:



Abbreviation 1.3

| Abbreviation | Description | |
|-------------------------|-------------------------------------|--|
| CMV Common Mode Voltage | | |
| PWM | Pulse Width Modulation | |
| SVPWM | Space Vector Pulse Width Modulation | |
| DPWM | Digital Pulse Width Modulation | |
| | | |
| | | |
| | | |

1.4 References

| Reference Number | Description |
|---------------------|--|
| 1 | Simulation and Comparison of SPWM Control for Three Phase Inverter |
| 2 | Control of Voltage Source Inverters using PWM/SVPWM for Adjusting Speed Drive Applications |
| 3 | Review of Carrier Based PWM Methods and Development of Analytical PWM Tools |
| 4 | PWM Simulink model |
| 5 | Generation of Zero Sequence Voltage U0 |
| 6 | System RS (DMS # 0017-3670) |
| 7 | Load sharing RS (DMS # 0019-3410) |
| 8 | Carrier Based PWM-VSI Drives in the Overmodulation Region |











SIMULATION AND Control of Voltage Review of Carrier COMPARISON OF SP\Source Inverters usin Based PWM Methods a PWM Simulink model.doc


Generation of Zero Sequence Voltage U0 Error! Not a valid

link.

2. Requirement Specification for PWM Modulator

2.1 Introduction


This section provides the RS for the Advance Digital Control (ADC) project workpackage WPA.1 PWM Modulator.



The present project is one of research in nature and will only follow the above model where appropriate.

2.2 Document Structure

The heritage of this section is shown below:



2.3 Requirement Specification Heritage


In the load sharing RS (DMS 0019-3410), the requirement for PWM Modulator includes the following items:

RS 5.11 - PMW modulator should have the common mode voltage injection capability

2.4 Function Tree

The following function tree is to describe the function blocks required to achieve PWM Modulator for WPA.1 Distributed Control.

| | | CLASS 3 |
|------------------|--|---------|
| DOCUMENT: | DESCRIPTION: | PAGE |
| 0020-3936 VER 01 | Sub-system of Load Sharing for ADC - PWM Modulator | 10/57 |



2.5 Functional Requirement Specification

2.5.1 6.1 Requirement

PWM modulator is able to generate the required common mode voltage.

Motivation: In order to generate the required gate signal at IGBT.

Source: System RS, Load sharing RS

Verification method: Modified Vestas Power Controller (CT360).

Conflicts: Not applicable.

2.5.2 6.2 Requirement

PWM modulator is able to limit the common mode voltage injection within the allowable range.

Motivation: Ensure the voltage injection is within the capability of the power converters.

Source: System RS, Load sharing RS

Verification method: Modified Vestas Power Controller (CT360).

Conflicts: Not applicable.

3. Design Description for PWM Modulator

3.1 Design Description

This section is subdivided into 5 main parts:

- Voltage Space Vector: This section demonstrates the definition and usage of voltage space vectors.
- **Sector Identification:** This includes the procedure to identify the sectors. Both the 6-sector identification and 12-sector identification are discussed.
- Calculation of Duty Cycles: This section explains the procedure to determine the duty cycles for a 6-sector voltage space vectors.
- Calculation of CMV U_0 and Its Two Limits: This section derives the general formula for CMV in terms of duty cycles. The maximum and minimum values are also derived and summarized.
- Transistor Switching Time With and Without CMV Injection Uo: By using the relation among CMV injection, duty cycles and transistor switching times, the transistor switching time with and without CMV injection is formulated.

3.1.1 Voltage Space Vector

From Table 1, when drawing the six non -zero voltages vectors (V1-V6) in α - β plane, they shape the axes of a hexagonal as depicted in Figure 3. The two zero vectors (V0 and V7) are at the origin and apply zero voltage to the load. We define the area enclosed by two adjacent vectors, within the hexagon, as a sector, as shown in Figure 3.




Figure 3. Six-Sector Definition

The desired three phase voltages at the output of the inverter could be represented by an equivalent vector V^* rotating in the counter clock wise direction as shown in Figure 3. The magnitude of this vector is related to the magnitude of the output voltage and the time this vector takes to complete one revolution is the same as the fundamental time period of the output voltage. The sectors are defined as 1 \sim 6 when the voltage vector rotates a cycle. The reference vector V^* is then synthesized using a combination of the two adjacent active switching vectors and one or both of the zero vectors.

Although theoretically an infinite number of zero sequence signals and therefore modulation methods could be developed, the performance and implementation constraints of practical PWM-VSI drives reduce the possibility to a small number. Over the last three decades of PWM technology evolution, about ten high performance carrier based PWM methods were developed and of these only several have gained wide acceptance. The modulators illustrated in Figure 1 can be separated into two groups. In the Continuous PWM (CPWM) methods, the modulation waves are always within the triangle peak boundaries. Within every carrier cycle, the triangular carrier wave and the modulation wave intersect and therefore on and off switching occur. In the Discontinuous PWM (DPWM) methods, the modulation wave of a phase has at least one segment which is clamped to the positive and/or negative DC rail for at most a total of 120 degrees (over a fundamental cycle). Therefore, the corresponding inverter leg discontinues modulation within such intervals. Since no modulation implies no switching losses, the switching loss characteristics of CPWM and DPWM methods are different. Detailed studies indicated the waveform quality and linearity characteristics are also significantly different. Therefore, this classification aids in distinguishing the important differences between CPWM and DPWM methods [03].

Of the modern CPWM methods, the triangle intersection implementation of the Space Vector PWM (SVPWM) method is one of the most popular CPWM methods. SVPWM [03]: The zero sequence signal of SVPWM is generated by employing the minimum magnitude test which compares the magnitudes of the three reference signals and selects the signal with minimum magnitude [03]. Scaling this signal with 0.5, the zero sequence signal of SVPWM is found. Since the direct digital implementation utilized the space vector

theory, the method was named SVPWM. In addition to its implementation simplicity, the SVPWM method has superior performance characteristics (compared to other CPWM methods) and is possibly the most popular high performance PWM method. However, its high modulation range performance is inferior to DPWM methods, which also employ similar magnitude rules to generate their modulation waves.

In the DPWM methods, a zero sequence signal which brings one of the three modulation signals to the same level with the positive or negative peak of the triangular carrier wave is selected. Since the switching in the corresponding inverter leg ceases, the switching losses are eliminated so long as this condition persists. Therefore, the inverter switching losses can be controlled with the zero sequence signals [08].

In the following, the modern DPWM methods – DPWM0 and DPWM1 and their magnitude rules are summarized.

DPWM0 [03]: All three reference modulation signals va, vb, and vc are phase shifted by 30 degree (leading), and of the three new signals vax, vbx, and vcx, the one with the maximum magnitude determines the zero sequence signal. Adding this zero sequence signal to the three original modulation waves va, vb, and vc, the DPWM0 waves va*, vb*, and vc* are generated. This method has minimum switching losses at 30 degree leading power factor operating condition, and its waveform quality at high modulation is superior to SVPWM [03].

DPWM1 [03]: The reference signal with the maximum magnitude defines the zero sequence signals. This method has minimum switching losses at unity power factor operating condition, and its waveform quality at high modulation is superior to SVPWM [03, 08].

In SVPWM and DPWM0, we use the 6-sector identification as shown in Figure 3. Because the reference signal with the maximum magnitude defines the 0-sequence signals, and also the discontinuous property of DPWM1, the 12-sector indemnification is need for DPWM1.

3.1.2 Sector Identification

3.1.2.1 6-Sector Identification

The SVPWM or DPWM0 can be derived with V0 = V7 if U_{α} and U_{β} are given.

The model is using a mapping to simplify the calculation needed. The following three steps are used to determine in which sector the voltage is located.

Firstly, we map U* to U_{1x} – $U_{1\perp x}$ (U_{α} – U_{β}) plane as shown in Figure 4:

$$U_{1x} = U^* \cdot \cos \alpha = U_{\alpha} \tag{3-1}$$

$$U_{1\perp x} = U^* \cdot \sin \alpha = U_{\beta} \tag{3-2}$$




Figure 4. Reference vector in $U_{1x} - U_{11x}(U_{\alpha} - U_{\beta})$ plane

Secondly, we map U* to $U_{2y} - U_{2\perp y}$ plane as shown in Figure 5:

$$U_{2y} = U^* \cdot \sin\left(\frac{\pi}{6} - \alpha\right) = -\frac{1}{2}U_{\alpha} + \frac{\sqrt{3}}{2}U_{\beta}$$

DOCUMENT: DESCRIPTION: PAGE
0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 14/57

$$U_{2\perp y} = -U^* \cdot \cos\left(\frac{\pi}{6} - \alpha\right) = -\frac{\sqrt{3}}{2}U_{\alpha} - \frac{1}{2}U_{\beta}$$

(3-4)




Figure 5. Reference vector in $U_{\scriptscriptstyle 2y}$ – $U_{\scriptscriptstyle 2\perp y}$ plane

Thirdly, we map U* to U_{3z} – $U_{3\perp z}$ plane as shown in Figure 6:

$$U_{3z} = -U^* \cdot \cos\left(\frac{\pi}{3} - \alpha\right) = -\frac{1}{2}U_{\alpha} - \frac{\sqrt{3}}{2}U_{\beta}$$

$$(3-5)$$

$$U_{3\perp z} = U^* \cdot \sin\left(\frac{\pi}{3} - \alpha\right) = \frac{\sqrt{3}}{2}U_{\alpha} - \frac{1}{2}U_{\beta}$$

 U_{3z} U_{3z} U_{3z} $U_{3\perp z}$ $U_{3\perp z}$

Figure 6. Reference vector in $U_{{\scriptscriptstyle 3z}}$ – $U_{{\scriptscriptstyle 3\perp z}}$ plane

With the above mapping method, we are now able to determine in which sector the voltage is located. Take U* in Figure 4 as an example. From Figure 4, we notice that it is located at the +ve $U_{\scriptscriptstyle 1\perp x}$ half plane.

Thus, only sectors 1, 2 and 3 are possible. Then from Figure 6, we know that it is located at the +ve $U_{3\perp z}$ half plane, thus only sectors 1, 5 and 6 are possible. Combine the two, we conclude that U* is in sector 1

Similar conclusion can be drawn for other sectors. In summary:

Sector 1: +ve $U_{\scriptscriptstyle 1\perp x}$ half plane, +ve $U_{\scriptscriptstyle 3\perp z}$ half plane

Sector 2: +ve $U_{1\perp x}$ half plane, -ve $U_{2\perp y}$ half plane, -ve $U_{3\perp z}$ half plane

Sector 3: +ve $\,U_{\scriptscriptstyle 1\perp x}$ half plane, +ve $\,U_{\scriptscriptstyle 2\perp y}$ half plane,-ve $\,U_{\scriptscriptstyle 3\perp z}$ half plane

Sector 4: -ve U_{1+x} half plane, -ve U_{3+z} half plane

Sector 5: -ve $U_{1\perp x}$ half plane, +ve $U_{2\perp y}$ half plane, +ve $U_{3\perp z}$ half plane

Sector 6: -ve $U_{1\perp x}$ half plane, -ve $U_{2\perp y}$ half plane, +ve $U_{3\perp z}$ half plane

DOCUMENT: DESCRIPTION: PAGE
0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 15/57

For the coding, we using the following notations:

```
\begin{split} &\text{Uar = Ualpha * sqrt(3);} \\ &\text{Ubr = Ubeta * sqrt(3);} \\ &t_a = -U_\beta = -U_{1 \perp x} \\ &t_b = -\frac{\sqrt{3}}{2}U_\alpha - \frac{1}{2}U_\beta = U_{2 \perp y} \\ &t_c = \frac{\sqrt{3}}{2}U_\alpha - \frac{1}{2}U_\beta = U_{3 \perp z} \end{split}
```

Here are the codes used to generate 6-sector numbers:

```
function [Sector] = modulatorN6S(ta,tb,tc)
if ta < 0
   if tc > 0
      Sector = 0;
                                                        // Sector 1: +ve U_{_{1+x}} half plane, +ve U_{_{3+z}} half plane
   else
      if tb > 0
          Sector = 2; // Sector 3: +ve U_{1\perp x} half plane, +ve U_{2\perp y} half plane, -ve U_{3\perp z} half plane
      else
                                // Sector 2: +ve U_{_{1+x}} half plane, -ve U_{_{2+y}} half plane, -ve U_{_{3+z}} half plane
          Sector = 1;
      end
   end
else
   if tc < 0
      Sector = 3;
                                                          // Sector 4: -ve \,U_{_{1+x}} half plane, -ve \,U_{_{3+z}} half plane
   else
      if tb < 0
                                // Sector 6: -ve U_{1\perp x} half plane, -ve U_{2\perp y} half plane, +ve U_{3\perp z} half plane
          Sector = 5;
      else
                                // Sector 5: -ve U_{1\perp x} half plane, +ve U_{2\perp y} half plane, +ve U_{3\perp z} half plane
          Sector = 4;
      end
   end
end
```

The actual waveform is shown in Figure 7.

The 1st waveform is the reference voltage in α - β frame (blue curve is Ualpha and green curve is Ubeta).

The 2nd waveform is 3-phase voltage (blue curve is Uar, green curve is Ubr and red curve is Ucr).

The 3rd waveform is the signal generated from above code (blue curve is ta, green curve is tb and red curve is tc).

The 4th waveform is the sector number (sector 0 to 5).

From the waveform it can be verified that the sector numbers are following the definition shown in Figure 3.

DOCUMENT: DESCRIPTION: PAGE
0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 16/57




Figure 7. Waveform of 6-Sector Determination

3.1.2.2 12-Sector Identification

For DPWM1, we use 12-sector identification.

First we divide the circle into 6 sectors, same as what we did for SVPWM. Then, within each sector, we divide them into two – one is T000=0 and the other one is T111=0. Hence, 12 sectors are determined.




Figure 8. DPWM1 Sector Definition

3.1.2.2.1 Sector 0 and 1

Following the definition shown in Figure 8, within the original sector 1 of SVPWM, we need to differentiate sector 0 and 1 for DPWM1.

For sector 0, we have

$$\Rightarrow \frac{U_{\beta}}{U_{\alpha}} < \frac{\sqrt{3}}{3} \Rightarrow U_{\alpha} - \sqrt{3} \cdot U_{\beta} > 0$$

$$\Rightarrow \underbrace{\frac{\sqrt{3}}{2} U_{\alpha} - \frac{1}{2} U_{\beta}}_{t_{c}} \underbrace{-U_{\beta}}_{t_{a}} > 0$$

 $\Rightarrow t_a + t_c > 0$

Thus, the code for determine sector 0 and 1 is:

3.1.2.2.2 Sector 4 and 5

Similarly, to identify sector 4 from the original sector 3 of SVPWM, we have

$$\Rightarrow \frac{U_{\beta}}{-U_{\alpha}} > \tan 30^{\circ} = \frac{\sqrt{3}}{3} \Rightarrow U_{\alpha} + \sqrt{3} \cdot U_{\beta} > 0$$

$$\Rightarrow \underbrace{\frac{\sqrt{3}}{2} U_{\alpha} + \frac{1}{2} U_{\beta}}_{-t_{b}} + \underbrace{U_{\beta}}_{-t_{a}} > 0$$

 $\Rightarrow t_a + t_b < 0$

else

Thus the code for determine sector 4 and 5 is:

3.1.2.2.3 Sector 2 and 3

To differentiate DPWM1 sector 2 and 3 (both belongs to the original sector 2 of SVPWM), within the original sector 2 of SVPWM:

```
sector 2 of SVPWM:
         U_{\alpha} > 0
                     i.e.
                              t_c > t_b \Longrightarrow \sec tor 2
otherwise \Rightarrow \sec tor 3
Thus the code for determine sector 2 and 3 is:
if ta < 0
                                                                 // from 6-sector identification
  if tc > 0
  else
     if tb > 0
     else
                 // from 6-sector identification, identify the original sector 2 of SVPWM
        if tc > tb
           Sector = 2;
                                                               // Condition to identify sector 2
```

Sector = 3; // if not sector 2, then it should be sector 3

end

3.1.2.2.4 Sector 6 and 7

To identify DPWM1 sector 6 & 7 from the original sector 4 of SVPWM, for sector 6, we have:

$$\begin{split} & \frac{-U_{\beta}}{-U_{\alpha}} < \tan 30^{\circ} = \frac{\sqrt{3}}{3} \Rightarrow U_{\alpha} - \sqrt{3} \cdot U_{\beta} < 0 \\ & \Rightarrow \frac{\sqrt{3}}{2} U_{\alpha} - \frac{1}{2} U_{\beta} \underbrace{-U_{\beta}}_{t_{\alpha}} < 0 \\ & \Rightarrow t_{a} + t_{c} < 0 \end{split}$$
 Thus the code for determine sector 6 and 7 is: if ta < 0

```
// from 6-sector identification
else
                // from 6-sector identification, identify the original sector 4 of SVPWM
   if tc < 0
     if (ta + tc) < 0
        Sector = 6:
                                                           // Condition to identify sector 6
     else
        Sector = 7;
                                             // if not sector 6, then it should be sector 7
     end
```

3.1.2.2.5 Sector 10 and 11

To identify DPWM1 sector 10 & 11 from the original sector 6 of SVPWM, for sector 10, we have:

$$\Rightarrow \frac{-U_{\beta}}{U_{\alpha}} > \tan 30^{\circ} = \frac{\sqrt{3}}{3} \Rightarrow U_{\alpha} + \sqrt{3} \cdot U_{\beta} < 0$$

$$\Rightarrow \frac{\sqrt{3}}{2} U_{\alpha} + \frac{1}{2} U_{\beta} + U_{\beta} < 0$$

$$\Rightarrow t_{a} + t_{b} > 0$$

Thus the code for determine sector 10 and 11 is:

```
if ta < 0
                                                            // from 6-sector identification
   else
   if tc < 0
   else
      if tb < 0 // from 6-sector identification, identify the original sector 6 of SVPWM
        if (ta + tb) > 0
           Sector = 10;
                                                         // Condition to identify sector 10
        else
           Sector = 11;
                                          // if not sector 10, then it should be sector 11
```

3.1.2.2.6 Sector 8 and 9

To differentiate DPWM1 sector 8 and 9 (both belongs to the original sector 5 of SVPWM), within the original sector 5 of SVPWM:

```
U_{\alpha} < 0
if
                                 t_b > t_c \Longrightarrow \sec tor 8
otherwise \Rightarrow \sec tor 9
Thus the code for determine sector 8 and 9 is:
if ta < 0
                                                                       // from 6-sector identification
else
   if tc < 0
```

(3-9)

DOCUMENT: DESCRIPTION: PAGE 0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 19/57

3.1.3 Calculation of Duty Cycles

3.1.3.1 Some Notations

Let's denote,

$$t_{\alpha} = -V_{\beta} \tag{3-7}$$

$$t_b = -\frac{\sqrt{3}}{2}V_{\infty} - \frac{1}{2}V_{\beta} \tag{2.6}$$

$$t_c = \frac{\sqrt{3}}{2}V_{\infty} - \frac{1}{2}V_{\beta} \tag{3-8}$$

T1: The time when S1 turns ON (or off time of S1);

T2: The time when S3 turns ON (or off time of S3);

T3: The time when S5 turns ON (or off time of S5);

D1: Duration where one and only one out of three power switches (S1, S3 & S5) is ON in the switching cycle;

D2: Duration where two out of three power switches (S1, S3 & S5) are ON in the switching cycle;

From

Figure 9, we have:

Ti=min(T1,T2,T3)

Tk=max(T1,T2,T3)

Tj=sum(T1,T2,T3)-min(T1,T2,T3)-max(T1,T2,T3)

Then

Tj=Ti+D1;

Tk=Tj+D2.

Please note that all the time values discussed below are nomilized to Ts/2.




Figure 9. Illustration of different switching times of each transistor in one PWM cycle (off time).

DOCUMENT: DESCRIPTION: PAGE 0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 20/57

3.1.3.2 Case 0 (Sector 1)

The voltages when normalized to $\frac{\sqrt{3}}{2}V_{dc}$ are:

$$V_1 = D_1 \cdot \frac{2}{\sqrt{3}}$$

(3-10)

$$V_2 = D_2 \cdot \frac{2}{\sqrt{3}}$$

(3-11)




Figure 10. Calculation of duty cycle from Vα, Vβ

From Figure 10, we have:

$$V_{\alpha} = V_2 \cdot \sin 30^{\circ} + V_1 = D_2 \cdot \frac{1}{\sqrt{3}} + D_1 \cdot \frac{2}{\sqrt{3}}$$

$$V_{\beta} = V_2 \cdot \cos 30^{\circ} = D_2$$

$$\therefore D_1 = \frac{\sqrt{3}}{2}V_{\alpha} - \frac{1}{2}V_{\beta} = t_c$$

(3-12)

$$D_2 = V_{\beta} = -t_a$$

(3-13)

3.1.3.3 Case 1 (Sector 2)

$$V_3 = D_1 \cdot \frac{2}{\sqrt{3}}$$

(3-14)

$$V_2 = D_2 \cdot \frac{2}{\sqrt{3}}$$

(3-15)

:
$$V_{\alpha} = V_2 \cdot \sin 30^{\circ} - V_3 \cdot \sin 30^{\circ} = D_2 \cdot \frac{1}{\sqrt{3}} - D_1 \cdot \frac{1}{\sqrt{3}}$$

$$V_{\beta} = V_2 \cdot \cos 30^{\circ} + V_3 \cdot \cos 30^{\circ} = D_2 + D_1$$

$$\therefore D_1 = -\frac{\sqrt{3}}{2}V_\alpha + \frac{1}{2}V_\beta = -t_c$$

(3-16)

| ۱ ۸ | 00 | 2 |
|-----|----|---|
| | | |

(3-18)

(3-19)

DOCUMENT: DESCRIPTION: PAGE 0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 21/57

$$D_2 = \frac{\sqrt{3}}{2}V_{\alpha} + \frac{1}{2}V_{\beta} = -t_b \tag{3-17}$$

3.1.3.4 Case 2 (Sector 3)

$$V_3 = D_1 \cdot \frac{2}{\sqrt{3}}$$

$$V_4 = D_2 \cdot \frac{2}{\sqrt{3}}$$

$$\therefore V_{\alpha} = -V_3 \cdot \sin 30^{\circ} - V_4 = -D_1 \cdot \frac{1}{\sqrt{3}} - D_2 \cdot \frac{2}{\sqrt{3}}$$

$$V_{\beta} = V_3 \cdot \cos 30^{\circ} = D_1$$

$$D_2 = -\frac{\sqrt{3}}{2}V_{\alpha} - \frac{1}{2}V_{\beta} = t_b \quad \therefore D_1 = V_{\beta} = -t_a$$
(3-20)

(3-21)

3.1.3.5 Case 3 (Sector 4)

$$V_5 = D_1 \cdot \frac{2}{\sqrt{3}}$$

$$V_4 = D_2 \cdot \frac{2}{\sqrt{3}}$$
 (3-22)

$$\therefore V_{\alpha} = -V_5 \cdot \sin 30^{\circ} - V_4 = -D_1 \cdot \frac{1}{\sqrt{3}} - D_2 \cdot \frac{2}{\sqrt{3}}$$

$$V_{\beta} = -V_{5} \cdot \cos 30^{\circ} = -D_{1}$$

$$D_{2} = -\frac{\sqrt{3}}{2}V_{\alpha} + \frac{1}{2}V_{\beta} = -t_{c} \quad \therefore D_{1} = -V_{\beta} = t_{a}$$

(3-25)

(3-24)

(3-23)

3.1.3.6 Case 4 (Sector 5)

$$V_5 = D_1 \cdot \frac{2}{\sqrt{3}}$$

(3-26)

$$V_6 = D_2 \cdot \frac{2}{\sqrt{3}}$$

(3-27)

DOCUMENT: DESCRIPTION: PAGE
0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 22/57

$$D_2 = \frac{\sqrt{3}}{2}V_{\alpha} - \frac{1}{2}V_{\beta} = t_c$$
$$\therefore D_1 = -\frac{\sqrt{3}}{2}V_{\alpha} - \frac{1}{2}V_{\beta} = t_b$$

 \mathcal{L} \mathcal{L} (3-28)

(3-29)

3.1.3.7 Case 5 (Sector 6)

$$V_1 = D_1 \cdot \frac{2}{\sqrt{3}}$$

$$V_6 = D_2 \cdot \frac{2}{\sqrt{3}}$$
 (3-30)

$$D_2 = -V_\beta = t_a$$
 : $V_\alpha = V_1 + V_6 \cdot \sin 30^\circ = D_1 \cdot \frac{2}{\sqrt{3}} + D_2 \cdot \frac{1}{\sqrt{3}}$

$$V_{\beta} = -V_6 \cdot \cos 30^{\circ} = -D_2$$

$$\therefore D_1 = \frac{\sqrt{3}}{2}V_\alpha + \frac{1}{2}V_\beta = -t_b$$

(3-32)

(3-31)

(3-33)

3.1.4 Calculation of CMV U_0 and Its Two Limits

3.1.4.1 CMV U_0 calculation

From the circuit diagram it's obvious that the instantaneous voltage of the PWM output voltage v_a, v_b , and v_c can be either $V_{\rm dc}/2$ or $-V_{\rm dc}/2$.

A typical PWM switching waveform for top gate of IGBT is shown in Figure 11.




Figure 11. Example: PWM Top Gate Signal

The blue colour line is the counter signal for PWM switching signals. The red, green and cyan colour lines are the switching signals for the top gates of the three legs of the IGBT, low level means the top gate is off and the bottom gate is on.

As marked on the graph, during "T000" period all the bottom gates of the 3 IGBT legs are turned on so the output voltage of v_a, v_b , and v_c are all – $V_{\rm dc}/2$. During period "D1" one top gate is on and another two are off, i.e. one of v_a, v_b , and v_c is $V_{\rm dc}/2$ and the other two are – $V_{\rm dc}/2$. Same for "D2" and "T111" periods.

To summarize, with equation

(1-1), the instantaneous value of the zero sequence signal is,

$$v_0 = \begin{cases} -V_{dc}/2, t \in T_{000} \\ -V_{dc}/6, t \in D_1 \\ V_{dc}/6, t \in D_2 \\ V_{dc}/2, t \in T_{111} \end{cases}$$

Assume the time for half of the PWM switching cycle is Ts. So the common mode voltage during the 1st half of PWM switching cycle is, $U_0 = \left[-\frac{U_{dc}}{2} \cdot \mathbf{T}_{000} - \frac{U_{dc}}{6} \cdot D_1 + \frac{U_{dc}}{6} \cdot D_2 + \frac{U_{dc}}{2} \cdot \mathbf{T}_{111} \right] / T_s$ (3-34)

3.1.4.2 Two Limits of CMV U_0

As discussed above, if the voltages are normalized to $\frac{U_{dc}}{T_{\circ}}$, then equation (3-34) becomes,:

$$U_0 = -\frac{1}{2}T_{000} - \frac{1}{6}D_1 + \frac{1}{6}D_2 + \frac{1}{2} \cdot T_{111}$$

(3-35)

Take note that from here onwards, D1 is duty ratio with respect to Ts, i.e. it is already divided by Ts. Two extreme conditions of U_0 are shown in Figure 12 and are discussed in the following sub-sections.

3.1.4.2.1 Minimum value of common mode voltage $U_{0\,\mathrm{min}}$

Let $T_{000} = 1 - D_1 - D_2$ and $T_{111} = 0$, so the minimum possible value of $\,U_0\,{\rm is}$

$$U_{0 \min} = -\frac{1}{2}(1 - D_1 - D_2) - \frac{1}{6}D_1 + \frac{1}{6}D_2 + \frac{1}{2} \cdot 0 = -\frac{1}{2} + \frac{1}{3}D_1 + \frac{2}{3}D_2$$

(3-36)

Substitute the values of D1 and D2 in each sector (refer to section 4.2-4.7) into equation (3-36), we are able to get the minimum value of U_0 for each sector.




Figure 12. (a) the minimum value and (b) the maximum value of common mode voltage

$_{3.1.4.2.2}$ Maximum value of common mode voltage $U_{\scriptscriptstyle 0\,\mathrm{max}}$

DOCUMENT: DESCRIPTION: PAGE 0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 24/57

Let $T_{000} = 0$ and $T_{111} = 1 - D_1 - D_2$, so the maximum possible value of U_0 is,

$$U_{0\text{max}} = -\frac{1}{2} \cdot 0 - \frac{1}{6}D_1 + \frac{1}{6}D_2 + \frac{1}{2}(1 - D_1 - D_2) = \frac{1}{2} - \frac{2}{3}D_1 - \frac{1}{3}D_2$$

(3-37)

Substitute the values of D1 and D2 in each sector (refer to section 2.3.2-2.3.7) into equation (3-37), we are able to get the maximum value of U_0 for each sector.

3.1.4.2.3 Summarization

As discussed above, the allowable range of voltage injection is:

$$U_0 \in \left[-\frac{1}{2} + \frac{1}{3}D_1 + \frac{2}{3}D_2, \frac{1}{2} - \frac{2}{3}D_1 - \frac{1}{3}D_2 \right]$$

(3-38)

If $V\alpha$ and $V\beta$ are given, D1 and D2 are fixed for each sector. Thus the zero-sequence voltage injection should be carefully chosen such that it follows the condition in equation (3-38).

3.1.5 Transistor Switching Time With and Without CMV Injection U_0U_0

$_{ m 3.1.5.1}$ $\,$ Transistor Switching Time with CMV Injection $oldsymbol{U_0U_0}$

Refer to section 2.4 for the calculation of common mode voltage U0 (here, U0 is normalized to Udc and Ti is normalized to Ts), we have:

$$U_0 = -\frac{1}{2}T_i - \frac{1}{6}D_1 + \frac{1}{6}D_2 + \frac{1}{2}\cdot(1 - T_i - D_1 - D_2) = \frac{1}{2} - T_i - \frac{2}{3}D_1 - \frac{1}{3}D_2$$
(3-39)

$$\Rightarrow T_i = \frac{1}{2} - U_0 - \frac{2}{3}D_1 - \frac{1}{3}D_2$$

(3-40)

$$T_j = T_i + D_1 = \frac{1}{2} - U_0 + \frac{1}{3}D_1 - \frac{1}{3}D_2$$

(3-41)

$$T_k = T_j + D_2 = \frac{1}{2} - U_0 + \frac{1}{3}D_1 + \frac{2}{3}D_2$$

(3-42)

Equ. (3-40) to (3-42) are the off time of each gate, convert them into on time of each gate, we have:

$$\therefore T_k' = 1 - T_k = \frac{1}{2} + U_0 - \frac{1}{3}D_1 - \frac{2}{3}D_2$$

(3-43)

$$T_{j}' = 1 - T_{j} = \frac{1}{2} + U_{0} - \frac{1}{3}D_{1} + \frac{1}{3}D_{2} = T_{k}' + D_{2}$$

(3-44)

$$T_i' = 1 - T_i = \frac{1}{2} + U_0 + \frac{2}{3}D_1 + \frac{1}{3}D_2 = T_j' + D_1$$

(3-45)

3.1.5.2 Transistor Switching Time without CMV Injection $U_0 U_0$

With the same notation defined in section 2.3.1, we have

$$T_i = \frac{1 - D_1 - D_2}{2}$$

(3-46)

$$T_j = T_i + D_1 = \frac{1 + D_1 - D_2}{2}$$

(3-47)

$$T_k = T_j + D_2 = \frac{1 + D_1 + D_2}{2}$$

(3-48)

(3-49)

Equations (3-46) to (3-48) are the off time of each gate, convert them into on time of each gate, we have:

$$T_{k}' = 1 - T_{k} = \frac{1 - D_{1} - D_{2}}{2}$$

$$T_{j}^{'}=1-T_{j}=\frac{1-D_{1}+D_{2}}{2}=T_{k}^{'}+D_{2}$$

(3-50)

$$T_{i}^{'} = 1 - T_{i} = \frac{1 + D_{1} + D_{2}}{2} = T_{j}^{'} + D_{1}$$

(3-51)




Figure 13. Switching pulse pattern for the three phases in the 6 different sectors

To summarize, for the SVPWM case, we have:

DOCUMENT: DESCRIPTION: PAGE 0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 26/57

$$T_{k} = \begin{cases} \frac{1 - D_{1} - D_{2}}{2} & \text{if no voltage injection} \\ \frac{1}{2} + U_{0} - \frac{1}{3}D_{1} - \frac{2}{3}D_{2} & \text{if there is a voltage injection} \end{cases}$$

(3-52)

$$T_i = T_k + D_2$$

(3-53)

$$T_i = T_j + D_1$$

(3-54)

where T_{i} , T_{i} and T_{k} in equations

(3-52) to (3-54) are the on time of each gate.

3.1.5.2.1.1 Case 0 (Sector 1)

Substitute the D1 and D2 values obtained in section 2.3 and with equations (3-52) to (3-54), we have:

$$T_{3} = \begin{cases} \frac{1 - D_{1} - D_{2}}{2} = \frac{1 + t_{a} - t_{c}}{2} & \text{if no voltage injection} \\ \frac{1}{2} + U_{0} - \frac{1}{3}D_{1} - \frac{2}{3}D_{2} = \frac{1}{2} + U_{0} + \frac{2}{3}t_{a} - \frac{1}{3}t_{c} & \text{if there is a voltage injection} \\ T_{2} = T_{3} + D_{2} = T_{3} - t_{a} & T_{1} = T_{2} + D_{1} = T_{2} + t_{c} \end{cases}$$

3.1.5.2.1.2 Case 1 (Sector 2)

Substitute the D1 and D2 values obtained in section 2.3 and with equations (3-52) to (3-54), we have:

$$T_{3} = \begin{cases} \frac{1 - D_{1} - D_{2}}{2} = \frac{1 + t_{b} + t_{c}}{2} & \text{if no voltage injection} \\ \frac{1}{2} + U_{0} - \frac{1}{3}D_{1} - \frac{2}{3}D_{2} = \frac{1}{2} + U_{0} + \frac{2}{3}t_{b} + \frac{1}{3}t_{c} & \text{if there is a voltage injection} \end{cases}$$

$$T_{1} = T_{3} + D_{2} = T_{3} - t_{b}$$

$$T_{2} = T_{1} + D_{1} = T_{1} - t_{c}$$

3.1.5.2.1.3 Case 2 (Sector 3)

Substitute the D1 and D2 values obtained in section 2.3 and with equations (3-52) to (3-54), we have:

$$T_{1} = \begin{cases} \frac{1 - D_{1} - D_{2}}{2} = \frac{1 + t_{a} - t_{b}}{2} & \text{if novoltage injection} \\ \frac{1}{2} + U_{0} - \frac{1}{3}D_{1} - \frac{2}{3}D_{2} = \frac{1}{2} + U_{0} + \frac{1}{3}t_{a} - \frac{2}{3}t_{b} & \text{if there is a voltage injection} \\ T_{3} = T_{1} + D_{2} = T_{1} + t_{b} \\ T_{2} = T_{3} + D_{1} = T_{3} - t_{a} \end{cases}$$

3.1.5.2.1.4 Case 3 (Sector 4)

Substitute the D1 and D2 values obtained in section 2.3 and with equations (3-52) to (3-54), we have:

$$T_{1} = \begin{cases} \frac{1 - D_{1} - D_{2}}{2} = \frac{1 - t_{a} + t_{c}}{2} & \text{if no voltage injection} \\ \frac{1}{2} + U_{0} - \frac{1}{3}D_{1} - \frac{2}{3}D_{2} = \frac{1}{2} + U_{0} - \frac{1}{3}t_{a} + \frac{2}{3}t_{c} & \text{if there is a voltage injection} \\ T_{2} = T_{1} + D_{2} = T_{1} - t_{c} \\ T_{3} = T_{2} + D_{1} = T_{2} + t_{a} \end{cases}$$

DOCUMENT: DESCRIPTION: PAGE
0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 27/57

3.1.5.2.1.5 Case 4 (Sector 5)

Substitute the D1 and D2 values obtained in section 2.3 and with equations (3-52) to (3-54), we have:

$$T_{2} = \begin{cases} \frac{1 - D_{1} - D_{2}}{2} = \frac{1 - t_{b} - t_{c}}{2} & \textit{if no voltage injection} \\ \frac{1}{2} + U_{0} - \frac{1}{3}D_{1} - \frac{2}{3}D_{2} = \frac{1}{2} + U_{0} - \frac{1}{3}t_{b} - \frac{2}{3}t_{c} & \textit{if there is a voltage injection} \end{cases}$$

$$T_1 = T_2 + D_2 = T_2 + t_c$$

 $T_3 = T_1 + D_1 = T_1 + t_b$

3.1.5.2.1.6 Case 5 (Sector 6)

Substitute the D1 and D2 values obtained in section 2.3 and with equations (3-52) to (3-54), we have:

$$T_{2} = \begin{cases} \frac{1 - D_{1} - D_{2}}{2} = \frac{1 - t_{a} + t_{b}}{2} & \textit{if novoltage injection} \\ \frac{1}{2} + U_{0} - \frac{1}{3}D_{1} - \frac{2}{3}D_{2} = \frac{1}{2} + U_{0} - \frac{2}{3}t_{a} + \frac{1}{3}t_{b} & \textit{if there is a voltage injection} \end{cases}$$

$$T_3 = T_2 + D_2 = T_2 + t_a$$

 $T_1 = T_3 + D_1 = T_3 - t_b$

3.1.5.2.2 DPWM1

From Figure 8, we have:

if
$$\zeta_0 = 0 \Rightarrow T_{000} = 0$$

$$\Rightarrow T_i = 0$$

$$T_j = T_i + D_1 = D_1$$

$$T_k = T_j + D_2 = D_1 + D_2$$

Above are the off time of each gate, convert them into on time of each gate, we have:

$$\Rightarrow T_{i}^{'} = 1 - T_{i} = 1$$

$$T_{j}^{'} = 1 - T_{j} = 1 - D_{1}$$

$$T_{k}^{'} = 1 - T_{k} = 1 - D_{1} - D_{2}$$

(3-55)

$$\begin{split} & \text{if} \quad \zeta_7 = 0 \Longrightarrow T_{111} = 0 \\ & \Longrightarrow T_k = 1 \\ & \quad T_j = T_k - D_2 = 1 - D_2 \\ & \quad T_i = T_i - D_1 = 1 - D_1 - D_2 \end{split}$$

Above are the off time of each gate, convert them into on time of each gate, we have:

$$\Rightarrow T_{k} = 1 - T_{k} = 0$$

$$T_{j} = 1 - T_{j} = D_{2}$$

$$T_{k} = 1 - T_{k} = D_{1} + D_{2}$$

(3-56)

To summarize, we have:

DOCUMENT: DESCRIPTION: PAGE
0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 28/57

(3-57)

3.1.5.2.2.1

Sector 0

$$:: \zeta_0 = 0$$

From section 2.3, we have $D_1 = \frac{\sqrt{3}}{2}V_\alpha - \frac{1}{2}V_\beta = t_c$ and $D_2 = V_\beta = -t_a$, from Figure 13 and using equation (3-57):

$$T_{1} = 1$$

$$\Rightarrow T_{2} = 1 - D_{1} = 1 - t_{c}$$

$$T_{3} = 1 - D_{1} - D_{2} = 1 + t_{a} - t_{c}$$

(3-58)

3.1.5.2.2.2

Sector 1

$$:: \zeta_7 = 0$$

From section 2.3, we have $D_1 = \frac{\sqrt{3}}{2}V_\alpha - \frac{1}{2}V_\beta = t_c$ and $D_2 = V_\beta = -t_a$, from Figure 13 and using equation (3-57):

$$T_3 = 0$$

$$\Rightarrow T_2 = D_2 = -t_a$$

$$T_1 = D_1 + D_2 = t_c - t_a$$
(3-59)

3.1.5.2.2.3

Sector 2

$$:: \zeta_7 = 0$$

From section 2.3, we have $D_1=-\frac{\sqrt{3}}{2}V_\alpha+\frac{1}{2}V_\beta=-t_c$ and $D_2=\frac{\sqrt{3}}{2}V_\alpha+\frac{1}{2}V_\beta=-t_b$, from Figure 13 and using equation (3-57):

$$T_3 = 0$$

$$\Rightarrow T_1 = D_2 = -t_b$$

$$T_2 = D_1 + D_2 = -t_b - t_c$$
(3-60)

3.1.5.2.2.4

Sector 3

$$:: \zeta_0 = 0$$

From section 2.3, we have $D_1=-\frac{\sqrt{3}}{2}V_\alpha+\frac{1}{2}V_\beta=-t_c$ and $D_2=\frac{\sqrt{3}}{2}V_\alpha+\frac{1}{2}V_\beta=-t_b$, from Figure 13 and using equation (3-57):

$$T_{2} = 1$$

$$\Rightarrow T_{1} = 1 - D_{1} = 1 + t_{c}$$

$$T_{3} = 1 - D_{1} - D_{2} = 1 + t_{b} + t_{c}$$

(3-61)

3.1.5.2.2.5 Sector 4

$$:: \zeta_0 = 0$$

From section 2.3, we have $D_1 = V_{\beta} = -t_a$ and,

$$D_2 = -\frac{\sqrt{3}}{2}V_\alpha - \frac{1}{2}V_\beta = t_b$$
 Copyright &- Vestas Wind Systems A/S, Alsvej 21, DK-8940 Randers SV, Denmark, www.vestas.com

(3-63)

DOCUMENT: DESCRIPTION: PAGE 0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 29/57

, from Figure 13 and using equation (3-57):

$$T_{2} = 1$$

$$\Rightarrow T_{3} = 1 - D_{1} = 1 + t_{a}$$

$$T_{1} = 1 - D_{1} - D_{2} = 1 + t_{a} - t_{b}$$
(3-62)

3.1.5.2.2.6 Sector 5 $:: \zeta_7 = 0$

From section 2.3, we have $D_{\rm l}=V_{\beta}=-t_a$ and,

$$D_2 = -\frac{\sqrt{3}}{2}V_\alpha - \frac{1}{2}V_\beta = t_b \quad \text{, from Figure 13 and using equation (3-57):}$$

$$T_1 = 0$$

$$\Rightarrow T_3 = D_2 = t_b$$

$$T_2 = D_1 + D_2 = -t_a + t_b$$

$$D_2=-\frac{\sqrt{3}}{2}V_\alpha+\frac{1}{2}V_\beta=-t_c \qquad \therefore \ \zeta_\gamma=0$$
 From section 2.3, we have $D_1=-V_\beta=t_a$ and

, from Figure 13 and using equation (3-57):

$$T_1=0$$

$$\Rightarrow T_2=D_2=-t_c$$

$$T_3=D_1+D_2=t_a-t_c$$

$$\mathbf{3.1.5.2.2.8}$$

$$\mathbf{Sector 7}$$

$$\mathbf{\cdot\cdot\cdot} \zeta_0=0$$

From section 2.3, we have $D_1 = -V_{\beta} = t_a$ and

$$D_2=-\frac{\sqrt{3}}{2}V_\alpha+\frac{1}{2}V_\beta=-t_c$$
 , from Figure 13 and using equation (3-57):

$$\begin{split} T_3 &= 1 \\ \Rightarrow \quad T_2 &= 1 - D_1 = 1 - t_a \\ T_1 &= 1 - D_1 - D_2 = 1 - t_a + t_c \end{split} \tag{3-65}$$

$$D_2 = \frac{\sqrt{3}}{2}V_\alpha - \frac{1}{2}V_\beta = t_c \qquad \because \zeta_0 = 0$$
 From section 2.3, we have
$$D_1 = -\frac{\sqrt{3}}{2}V_\alpha - \frac{1}{2}V_\beta = t_b \text{ and }$$

, from Figure 13 and using equation (3-57):

DOCUMENT: DESCRIPTION: PAGE
0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 30/57

$$T_3 = 1$$

$$\Rightarrow T_1 = 1 - D_1 = 1 - t_b$$

$$T_2 = 1 - D_1 - D_2 = 1 - t_b - t_c$$

(3-66)

3.1.5.2.2.10 Sector 9

$$D_2 = \frac{\sqrt{3}}{2} V_{\alpha} - \frac{1}{2} V_{\beta} = t_c \qquad \because \zeta_7 = 0$$

From section 2.3, we have $D_1 = -\frac{\sqrt{3}}{2}V_{\alpha} - \frac{1}{2}V_{\beta} = t_b$ and

, from Figure 13 and using equation (3-57):

$$T_2 = 0$$

$$\Rightarrow T_1 = D_2 = t_c$$

$$T_3 = D_1 + D_2 = t_b + t_c$$

(3-67)

3.1.5.2.2.11 Sector 10

$$D_2 = -V_\beta = t_a \quad \because \zeta_7 = 0$$

From section 2.3, we have $D_1 = \frac{\sqrt{3}}{2}V_{\alpha} + \frac{1}{2}V_{\beta} = -t_b$ and

, from Figure 13 and using equation (3-57):

$$T_2 = 0$$

$$\Rightarrow T_3 = D_2 = t_a$$

$$T_1 = D_1 + D_2 = t_a - t_b$$

(3-68)

3.1.5.2.2.12 Sector 11

$$D_2 = -V_\beta = t_a \quad \because \zeta_0 = 0$$

From section 2.3, we have $D_1 = \frac{\sqrt{3}}{2}V_{\alpha} + \frac{1}{2}V_{\beta} = -t_b$ and

, from Figure 13 and using equation (3-57):

$$\begin{split} T_1 &= 1 \\ \Rightarrow \quad T_3 &= 1 - D_1 = 1 + t_b \\ T_2 &= 1 - D_1 - D_2 = 1 - t_a + t_b \end{split} \tag{3-69}$$

3.1.5.2.3 DPWM0

The discussion of general case of DPWM0 is same as for DPWM1, thus equation (3-57) is also valid for DPWM0.

According to

Figure 14, DPWM0 has the same sector definition as for SVPWM, thus it has the same duty cycle values for each sector as in SVPWM case.

Combining equation (3-57) and substitute DI, D2 values obtained from section 3.1.3 for each of the 6 sectors for DPWM0, we are able to determine the switching time of the transistors.

DOCUMENT: DESCRIPTION: PAGE 0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 31/57




Figure 14. Sector definition for DPWM0

```
The results are:
case 0,
  T1 = -ta + tc;
  T2 = -ta:
  T3 = 0:
case 1,
  T1 = 1 + tc;
  T2 = 1;
  T3 = 1 + tb + tc;
case 2,
  T1 = 0;
  T2 = -ta + tb;
  T3 = tb;
case 3,
  T1 = 1 - ta + tc;
  T2 = 1 - ta;
  T3 = 1;
case 4,
  T1 = tc;
  T2 = 0:
  T3 = tb + tc;
case 5.
  T1 = 1;
  T2 = 1 - ta + tb;
  T3 = 1 + tb;
```

3.1.5.2.4 DPWMMIN

For DPWMMIN, the reference signal with the minimum value defines the zero sequence. In each sector, the phase with minimum current shall be tied to low without switching. Thus T111 is always 0, which means $\zeta_7=0$ is true for all the six sectors. The discussion of general case of DPWMMIN is same as for DPWM1, thus equation (3-57) is also valid for DPWMMIN.

According to Figure 15, DPWMMIN is same as DPWM0 for sector 1, 3 and 5, but different for sector 2, 4 and 6. Hence, the code for case 0, 2 and 4 is the same as for DPWM0 and we only need to analyse cases 1, 3 and 5.

Same as DPWM0, DPWMMIN also have the same sector definition as for SVPWM, thus it has the same duty cycle values for each sector as in SVPWM case. Combining equation (3-57) and substitute DI, D2 values obtained from section 3.1.3 for sectors 2, 4 and 6 for DPWMMIN, we are able to determine the switching time of the transistors.

DOCUMENT: DESCRIPTION: PAGE 0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 32/57




Figure 15. Sector definition for DPWMMIN


The results are:

```
case 0,
  T1 = -ta + tc;
  T2 = -ta;
  T3 = 0;
case 1,
  T1 = -tb;
  T2 = -tb - tc;
  T3 = 0;
case 2,
  T1 = 0:
  T2 = -ta + tb;
  T3 = tb;
case 3,
  T1 = 0;
  T2 = -tc;
  T3 = ta - tc;
case 4,
  T1 = tc;
  T2 = 0;
  T3 = tb + tc;
case 5,
  T1 = ta - tb;
  T2 = 0;
  T3 = ta;
```

3.1.6 Software flow chart for PWM

The reference is passed down from Application layer all the way down to fifo then to GI-DSP. This flow is shown in the figure 16. For information on how these reference is being derived, please refer reference 1. For software aspect of it, refer to reference 2.


Data Flow from Application Layer LSC_PWM_IF all the way to modulator



16 Flowchart of passing the PWM reference, Alpha, Beta and Common-mode Voltage

DOCUMENT: DESCRIPTION: PAGE 0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 34/57

Modulator in use from selection:



17: flowchart on which modulator used

For the code implementation of common mode voltage injection, please refer to section 3.2.1.2.

3.2 Design Verification

3.2.1 CMV injection

3.2.1.1 Simulation Results

We developed the PWM Block to test the correctness of the above formulas. The block diagram is shown in Figure 18.

DOCUMENT: DESCRIPTION: PAGE
0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 35/57




Figure 18. The PWM Block Diagram

The top U0 signal is the signal we get from equation

(1-1), it is the average voltage of the center point of the PWM output voltages. The Vpwm filtered is the 3-phase output voltage. The actual waveform is shown in Figure 19.

The 1st waveform is the actual 3-phase PWM output voltage. The 2nd waveform is the average voltage of v_0 . The 3rd waveform is the modulation index and the 4th waveform is the reference 3-phase voltage.

From the waveform we could see that the actual PWM output voltage is the same as the reference voltage. The average voltage U0 is also the same as the reference level which is -50. Thus, the above discussion and calculation of duty cycles are verified.




Figure 19. Waveform of V0 and Va, Vb, Vc.

3.2.1.2 Implementation in C Code

Below is the code for common mode voltage injection in C code:

```
static void CommonModeVoltageInjection (void)
  int32_t temp;
int32_t duty1;
  int32 t duty2;
  int32_t duty1_2Third;
int32_t duty2_2Third;
  int32_t duty1_4Third;
  int32 t duty2 4Third;
  int32 t U0min, U0max, U0 limited;
  //->Transformation
  modulatorSig.ta = -modulatorSig.ub;
                                             //ta = - ub
  temp
                    = modulatorSig.ua;
                    = 56756 * temp;
  temp
                    = temp >> 15;
  temp
```

DOCUMENT: DESCRIPTION: PAGE
0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 36/57

```
//tb = -0.5 * ub - sqrt(3)/2 * ua
 modulatorSig.tb = (int16_t) (( ((int32_t) modulatorSig.ta) - temp ) >> 1);
//tb = -0.5 * ub + sqrt(3)/2 * ua
 modulatorSig.tc = (int16_t) (( ((int32_t) modulatorSig.ta) + temp ) >> 1);
//divide uCom by sqrt3
 modulatorSig.u_cm = (int16_t) (((int32_t)modulatorSig.u_cm * 18918 )>>15);
 //<-Transformation
 //->Find sector
 modulatorN6S();
  //<-Find sector
 //->Calculate compare values
 switch (modulatorSig.n)
   case 0: //000 - 100 - 110 - 111 - 110 - 100 - 000 //bingl: mc:T3, mb:T2 and ma: T1
               duty1=modulatorSig.tc; //D1=tc
     duty2=-modulatorSig.ta; //D2=-ta
   break;
   case 1: //000 - 010 - 110 - 111 - 110 - 010 - 000
               duty1=-modulatorSig.tc; //D1=-tc
     duty2=-modulatorSig.tb; //D2=-tb
   break:
   case 2: //000 - 010 - 011 - 111 - 011 - 010 - 000
     duty1=- modulatorSig.ta; //D1=-ta
     duty2=modulatorSig.tb; //D2=tb
   break;
   case 3: //000 - 001 - 011 - 111 - 011 - 001 - 000
     duty1=modulatorSig.ta; //D1=ta
     duty2=-modulatorSig.tc; //D2=-tc
   break;
   case 4: //000 - 001 - 101 - 111 - 101 - 001 - 000
               duty1=modulatorSig.tb; //D1=tb
     duty2=modulatorSig.tc; //D2=tc
   break;
   case 5: //000 - 100 - 101 - 111 - 101 - 100 - 000
              duty1=-modulatorSig.tb; //D1=-tb
     duty2=modulatorSig.ta; //D2=ta
   default:
     duty1=0;
              duty2=0;
// temp = duty1*2*10923;
 duty1_2Third = ((duty1*21845) >> 15);
// temp = duty1*4*10923;
 duty1 4Third = ((duty1*21845) >> 14);
// temp = duty2*2*10923;
 duty2 2Third = ((duty2*21845) >> 15);
// temp = duty2 * 4*10923;
 duty2 \ 4Third = (duty2*21845 >> 14);
 //<-Calculate max and min common mode voltage values
   U0min = (-16384 + duty1*2/3 + duty2*4/3) >> \frac{1}{1}; //U0mim = -0.5 + D1*1/3 + D2*2/3
// U0max=(16384 - duty1*4/3 - duty2*2/3)>> 1; //U0mim=0.5-D1*2/3-D2*1/3
 //<-Limit the UO value to within the allowable range
 if (modulatorSig.u_cm>U0max)
               U0 limited=U0max;
```

DOCUMENT: DESCRIPTION: PAGE 0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 37/57

```
else if (modulatorSig.u_cm<U0min)</pre>
               U0 limited=U0min;
 else U0 limited=modulatorSig.u cm;
 //->Calculate compare values
 switch (modulatorSig.n)
   case 0: //000 - 100 - 110 - 111 - 110 - 100 - 000
     \verb|modulatorSig.mc| = (int16_t)((16384 + 2*U0\_limited - duty1\_2Third - duty2\_4Third) >> 1);
//equals 0.5+U0-D1*1/3-D2*2/3
     modulatorSig.mb = -modulatorSig.ta + modulatorSig.mc; //equals mc+D2
     modulatorSig.ma = modulatorSig.tc + modulatorSig.mb; //equals mb+D1
   break;
   case 1: //000 - 010 - 110 - 111 - 110 - 010 - 000
     modulatorSig.mc = (int16 t)((16384 + 2*U0 limited - duty1 2Third - duty2 4Third) >> 1);
//equals 0.5+U0-D1*1/3-D2*2/3
     modulatorSig.ma = -modulatorSig.tb + modulatorSig.mc; //equals mc+D2
     modulatorSig.mb = -modulatorSig.tc + modulatorSig.ma; //equals ma+D1
   break:
    case 2: //000 - 010 - 011 - 111 - 011 - 010 - 000
     modulatorSig.ma = (int16_t)((16384 + 2*U0 limited - duty1 2Third - duty2 4Third) >> 1);
//equals 0.5+U0-D1*1/3-D2*2/3
     modulatorSig.mc = modulatorSig.tb + modulatorSig.ma; //equals ma+D2
     modulatorSig.mb = -modulatorSig.ta + modulatorSig.mc; //equals mc+D1
   break;
    case 3: //000 - 001 - 011 - 111 - 011 - 001 - 000
     modulatorSig.ma = (int16_t)((16384 + 2*U0 limited - duty1 2Third - duty2 4Third) >> 1);
//equals 0.5+U0-D1*1/3-D2*2/3
     modulatorSig.mb = -modulatorSig.tc + modulatorSig.ma; //equals ma+D2
     modulatorSig.mc = modulatorSig.ta + modulatorSig.mb; //equals mb+D1
   break;
    case 4: //000 - 001 - 101 - 111 - 101 - 001 - 000
     modulatorSig.mb = (int16 t)((16384 + 2*U0 limited - duty1 2Third - duty2 4Third) >> 1);
//equals 0.5+U0-D1*1/3-D2*2/3
     modulatorSig.ma = modulatorSig.tc + modulatorSig.mb; //equals mb+D2
     modulatorSig.mc = modulatorSig.tb + modulatorSig.ma; //equals ma+D1
   break:
    case 5: //000 - 100 - 101 - 111 - 101 - 100 - 000
     modulatorSig.mb = (int16 t)((16384 + 2*U0 limited - duty1 2Third - duty2 4Third) >> 1);
//equals 0.5+U0-D1*1/3-D2*2/3
     modulatorSig.mc = modulatorSig.ta + modulatorSig.mb; //equals mb+D2
     modulatorSig.ma = -modulatorSig.tb + modulatorSig.mc; //equals mc+D1
   break;
   default:
   break;
 if (modulatorSig.ma<0)</pre>
   modulatorSig.ma = 0:
 if (modulatorSig.mb<0)</pre>
   modulatorSig.mb = 0;
  if (modulatorSig.mc<0)</pre>
   modulatorSig.mc = 0;
 }
```

3.2.1.3 **Debugging**

We define uua, uub, uuc and uu0 for debugging purpose.

Let's take sector 1 as an example:

When at (100), we have:

$$u_a = \frac{2}{3}D_1$$

When at (110), we have:

$$u_a = \frac{1}{3}D_2$$

Thus,
$$u_a = \frac{2}{3}D_1 + \frac{1}{3}D_2 = \frac{1}{3}(2 \cdot D_1 + D_2) = \frac{1}{3}[D_1 + (D_1 + D_2)]$$

but
$$\sin ce$$

$$\sin ce$$
 $D_1 = \frac{m_a - m_b}{tcount}$ and $D_1 + D_2 = \frac{m_a - m_c}{tcount}$,

We have:

$$u_a = \frac{1}{3} \cdot \frac{\left(m_a - m_b\right) + \left(m_a - m_c\right)}{t count} = \frac{2 \cdot m_a - m_b - m_c}{3 \cdot t count} = \frac{3 \cdot m_a - \left(m_a + m_b + m_c\right)}{3 \cdot t count}$$

$$= \frac{3 \cdot m_a - temp}{3 \cdot tcount}$$

Similarly, we can get
$$u_b = \frac{3 \cdot m_b - temp}{3 \cdot tcount}$$
 and $u_c = \frac{3 \cdot m_c - temp}{3 \cdot tcount}$

From equation (3-39)
$$U_0 = -\frac{1}{2}T_1 - \frac{1}{6}D_1 + \frac{1}{6}D_2 + \frac{1}{2} \cdot (1 - T_1 - D_1 - D_2) = \frac{1}{2} - T_1 - \frac{2}{3}D_1 - \frac{1}{3}D_2$$

$$\Rightarrow T_1 = \frac{1}{2} - U_0 - \frac{2}{3}D_1 - \frac{1}{3}D_2$$

Convert it into ON time of each transistor, we have:

$$\begin{split} T_{1}^{'} &= 1 - T_{1} = \frac{1}{2} + U_{0} + \frac{2}{3}D_{1} + \frac{1}{3}D_{2} \\ \Rightarrow U_{0} &= T_{1}^{'} - \frac{1}{2} - \frac{2}{3}D_{1} - \frac{1}{3}D_{2} = \frac{6 \cdot m_{a} - 3 \cdot tcount - 4 \cdot (m_{a} - m_{b}) - 2 \cdot (m_{b} - m_{c})}{6 \cdot tcount} \\ &= \frac{2m_{a} + 2m_{b} + 2m_{c} - 3 \cdot tcount}{6 \cdot tcount} = \frac{2 \cdot temp - 3 \cdot tcount}{6 \cdot tcount} \end{split}$$

Below is the debugging code. Please note that the coefficient 28379=sqrt(3)*16384 is used to scale to timer value.

//->Calculate u0, ua, ub & uc reference from timer compare values for debug

temp = (int32_t) modulatorSig.maScaled;

temp += (int32_t) modulatorSig.mbScaled;

temp += (int32 t) modulatorSig.mcScaled;

 $modulatorSig.uua = (int16_t) ((28379*(3*((int32_t) modulatorSig.maScaled) - temp))/(3*((int32_t) modulatorPar.tcount)));$

 $modulatorSig.uub = (int16_t) ((28379*(3*((int32_t) modulatorSig.mbScaled) - temp))/(3*((int32_t) modulatorPar.tcount)));$

 $modulatorSig.uuc = (int16_t) ((28379*(3*((int32_t) modulatorSig.mcScaled) - temp))/(3*((int32_t) modulatorPar.tcount)));$

 $modulatorSig.uu0 = (int16_t) ((28379*(2*temp - 3*((int32_t) modulatorPar.tcount)))/(6*((int32_t) modulatorPar.tcount)));$

//<-Calculate u0, ua, ub & uc reference from timer compare values for debug

3.2.2 **DPWMMIN**

3.2.2.1 Simulation Results

The set up in Figure 18 is also used for simulation for DPWMMIN.

The Vpwm filtered is the 3-phase output voltage. The actual waveform is shown in Figure 20.

DOCUMENT: DESCRIPTION: PAGE 0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 39/57

The 1st waveform is the input signal to the PWM, the 2nd waveform is the actual 3-phase PWM output voltage. The 3rd waveform is the average voltage of v_0 . The 4th waveform is the modulation index and the 5th waveform is the reference 3-phase voltage.

From the waveform we could see that the actual PWM output voltage is generally lower than the reference voltage by 200V. Also when the reference voltage goes closer to its maximum value, the actual PWM output voltage indeed drops. This verified that the common mode voltage in existing mode is same as DPWMMIN defined in literature as shown in Figure 21.

Below is the simulation result.




Figure 20. Waveform of output of DPWMMIN




Figure 21. Modulation waveform s of the modern PWM methods (Mi=0.7)

In the above figure, the dark line is the common mode voltage in each PWM scheme. DPWMMIN has non-uniform thermal stress on switching device; the lower leg has higher loss.

3.2.2.2 Implementation in C Code

```
static void modulatorDPWMMIN( void )
  int32 t temp;
  //->Transformation
  //ta = -
               ub
  //tb = -0.5 * ub - sqrt(3)/2 * ua
  //tb = -0.5 * ub + sqrt(3)/2 * ua
 modulatorSig.ta = -modulatorSig.ub;
                  = modulatorSig.ua;
  temp
                  = 56756 * temp;
  temp
                  = temp >> 15;
  temp
 modulatorSig.tb = (int16 t) (( ((int32 t) modulatorSig.ta) - temp ) >> 1);
 modulatorSig.tc = (int16 t) (( ((int32 t) modulatorSig.ta) + temp ) >> 1);
  //<-Transformation
  //->Find sector
 modulatorN6S();
  //<-Find sector
  //->Calculate compare values
  switch (modulatorSig.n)
    case 0: //000 - 100 - 110 - 100 - 000
      modulatorSig.ma = -modulatorSig.ta + modulatorSig.tc;
      modulatorSig.mb = -modulatorSig.ta;
      modulatorSig.mc = 0;
    break;
    case 1: //010 - 110 - 000 - 110 - 010
     modulatorSig.ma = - modulatorSig.tb;
      modulatorSig.mb = - modulatorSig.tb - modulatorSig.tc;
     modulatorSig.mc = 0;
    break;
    case 2: //000 - 010 - 011 - 010 - 000
     modulatorSig.ma = 0;
     modulatorSig.mb = modulatorSig.tb - modulatorSig.ta;
     modulatorSig.mc = modulatorSig.tb;
    break;
    case 3: //001 - 011 - 000 - 011 - 001
     modulatorSig.ma = 0;
     modulatorSig.mb = - modulatorSig.tc;
      modulatorSig.mc = modulatorSig.ta - modulatorSig.tc;
    }
    break;
    case 4: //000 - 001 - 101 - 001 - 000
     modulatorSig.ma = modulatorSig.tc;
     modulatorSig.mb = 0;
     modulatorSig.mc = modulatorSig.tb + modulatorSig.tc;
    break;
    case 5: //100 - 101 - 000 - 101 - 100
      modulatorSig.ma = modulatorSig.ta - modulatorSig.tb;
```

DOCUMENT: DESCRIPTION: PAGE
0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 41/57

```
modulatorSig.mb = 0;
modulatorSig.mc = modulatorSig.ta;
}
break;
default:
break;
}
//<-Calculate compare values
}</pre>
```

4. DFMEA for PWM Modulator

The PWM modulator is purely algorithm. It is either working or not working. Thus, the failure mode of PWM modulator is only limited to software failure. Please refer to the attached file:



DFMEA_Sub-system of Load Sharing for A

5. DVPL for PWM Modulator

Please refer to the attached file:



DVPL_Sub-system of Load Sharing for ADC

6. DVPR for PWM Modulator

6.1 Background

6.1.1 Purpose

The purpose of this section is to demonstrated full fulfilment to the Requirement specification stated in section 2 in this document.

6.2 Test Specification

6.2.1 Test setup

Oscilloscope with 4 probes 1pcs
Modified Vestas Power Controller (CT360) 1pcs
55kw test bench 1pcs

6.2.2 Measurement system

Persistence measurement which do not exceed 1 us, for a duration of 10s.

6.2.2.1 Sensor list

Not applicable.

6.2.2.2 Test procedure and success criteria

Attention: Please do note for all the tests below, we could only use one string. And we only tested at VPC level, it is not tested in test bench.

6.2.2.2.1 Test cases # 01-10 for CMV Injection, when Ucom_ref is within maximum Ucom and minimum Ucom Limits

Software team to hardcode those parameters at VPC line side:

- a. Udc=700V,
- b. $U_{\alpha} = A \cdot \cos(\omega t)$,

$$U_{\beta} = A \cdot \sin(\omega t)$$

where

 $\omega = 2\pi f$, f = 50Hz, and A should be small, let A = 210V

- c. Comon Mode modulator is enabled.
- d. Setup the VPC and using the Oscilloscope to detect the bottom leg phase A, B, and C voltages (Ua, Ub and Uc) as shown in Figure 22.
- e. The exact values of $\;U_{\alpha}\;$ and $U\beta\;$ for each test case are shown in Table 2.
- f. The expected duty cycle of each phase are shown in Table 2.
- g. Using the oscilloscope math function to calculate and display Ucom based on 3 phase PWM signal. The expected Ucom should be same as Ucom_ref.
- h. The test cases are success if the measured da, db and dc are same as the expected values shown in Table 2, and the measured Ucom is same as the Ucom_ref.

Table 2. Test cases for CMV Injection, when Ucom_ref is within maximum Ucom and minimum Ucom Limits

| Tc# | Reference | Ucom_ ref | Angle (°C) | Uα | υβ | U0min | U0max | Expected da(phase A | Expected db(phase B | Expected dc(phase C |
|-----|---------------|--------------|---------------|--------|-------|---------|---------|---------------------|---------------------|---------------------|
| | | 161 | () | | | | | duty cycle) | duty cycle) | duty cycle) |
| | | | | | | | | or T1 | or T2 | or T3 |
| 01 | DVPL-01 | 50 | | | | | | 0.8714285 | 0.4214285 | 0.4214285 |
| | | | 0 | 210 | 0 | -0.35 | 0.2 | 71 | 71 | 71 |
| 02 | PWM modulator | 50 | | | | - | | | | |
| | is able to | | | 148.49 | 148.4 | 0.21022 | 0.28786 | 0.7835606 | 0.6490742 | 0.2816508 |
| | generate the | | 45 | 2426 | 9242 | 2253 | 7963 | 09 | 81 | 25 |
| 03 | required | 50 | | | | - | | | | |
| | common mode | | | 36.466 | 206.8 | 0.21809 | 0.27018 | 0.6235230 | | 0.2895207 |
| | voltage | | 80 | 12224 | 0963 | 2211 | 6672 | 32 | 0.8012419 | 83 |
| 04 | | 50 | | - | | - | | | | |
| | | | | 36.466 | 206.8 | 0.27018 | 0.21809 | 0.5193341 | 0.8533363 | 0.3416152 |
| | | | 100 | 11115 | 0963 | 6661 | 2217 | 27 | 55 | 33 |
| 05 | | 50 | | | 1.125 | | 0.34999 | 0.2714285 | 0.7214285 | 0.7214285 |
| | | | 180 | -210 | E-05 | -0.2 | 9986 | 71 | 85 | 58 |
| 06 | | | | | | | | 0.8285714 | 0.3785714 | 0.3785714 |
| | | 20 | 0 | 210 | 0 | 0 | 0.2 | 29 | 29 | 29 |
| 07 | | | | 197.33 | 71.82 | | 0.21809 | 0.8104792 | 0.4764769 | 0.2987580 |
| | | 20 | 20 | 54508 | 4229 | 20 | 2213 | 15 | 74 | 97 |
| 80 | | | | 160.86 | 134.9 | | 0.27018 | 0.7583847 | 0.5806658 | 0.2466636 |
| | | 20 | 40 | 93347 | 854 | 40 | 6665 | 64 | 78 | 44 |

| | | | | | | | | | | | CLASS 3 |
|---|---|-------------------------|--------------------------|-------------|-------------|--------|---------|---------|-----------|-----------|---------------|
| | | UMENT: 0-3936 VER 01 | RIPTION: -system of I | _oad Sharin | g for ADC - | PWM Mo | dulator | | | | PAGE 43/57 |
| 0 | 9 | | | | - | | | | | | |
| | | | | | 71.824 | 197.3 | | 0.20455 | 0.4259653 | 0.8240137 | 0.3357351 |
| | | | 20 | 110 | 22364 | 3545 | 110 | 7676 | 95 | 53 | 38 |
| 1 | 0 | | | | - | | | | | | |
| | | | | | 160.86 | 134.9 | | 0.21809 | 0.2987581 | 0.8104792 | 0.4764769 |
| | | | 20 | 140 | 93274 | 854 | 140 | 2209 | 04 | 19 | 63 |




Figure 22. VPC test setup for PWM Modulator

6.2.2.2.2 Test cases 11-18 for CMV Injection, when Ucom_ref is beyond maximum Ucom and minimum Ucom Limits

Note: these test cases are used to test limits of Ucom, testing the values beyond the maximum and minimum values of Ucom.

Software team to hardcode those parameters at VPC line side:

a. Udc=700V,

b.
$$U_{\alpha} = A \cdot \cos(\omega t) = 0.3 \cdot U_{dc} \cdot \cos\left(\frac{\theta \cdot \pi}{180}\right)$$
,
$$U_{\beta} = A \cdot \sin(\omega t) = 0.3 \cdot U_{dc} \cdot \sin\left(\frac{\theta \cdot \pi}{180}\right)$$

where

$$\omega = 2\pi f$$
, $f = 50Hz$, and A should be small, let $A = 210V$

- c. CM modulator is enabled.
- d. Setup the VPC and using the Oscilloscope to detect the bottom leg phase A, B, and C voltages (Ua, Ub and Uc) as shown in Figure 22.
- e. The exact values of U_a and $U\beta$ for each test case are shown in Table 3.
- f. The expected duty cycle of each phase are shown in Table 3.
- g. Using the oscilloscope math function to calculate and display Ucom based on 3 phase PWM signal. The expected Ucom should be different from Ucom_ref because it is beyond [U0min, U0max]. The expected Ucom should be either U0min or U0max.
- h. The test cases are success if the measured da, db and dc are same as the expected values shown in Table 3, and the measured Ucom is same as the expected value shown in Table 3.

Table 3. Test cases 11-18 for CMV Injection, when Ucom_ref is beyond maximum Ucom and minimum Ucom Limits

| TC # | Reference | U0min (V) | U0max (V) | Ucom_ ref | Angle (°C) | Uα | υβ | Expected Ucom | Expected da(phase A duty cycle) or T1 | Expected db(phase B duty cycle) or T2 | Expected dc(phase C duty cycle) or T3 |
|---------|---------------|--------------|--------------|--------------|---------------|------|-----|------------------|--|--|--|
| 11 | DVPL-02 | | | | 135 | - | 148 | | | | |
| | | - | 44545 | | | 148. | .49 | | | | |
| | PWM | 201.5075 | 147.15 | | | 4924 | 243 | 147.15557 | 0.4980902 | | 0.6325765 |
| | modulator is | 819 | 55743 | 170 | | 181 | | 43 | 23 | 1 | 24 |
| 12 | able to limit | | | 150 | 135 | 1 | 148 | 147.15557 | 0.4980902 | 1 | 0.6325765 |

| | | | | | | | | | | | CLASS 3 |
|----|------------|----------|--------|------|-----|------|-----|-----------|-----------|---------------|-----------|
| | | | | | | | | | | PAGE 44/57 | |
| | the common | | | | | 148. | .49 | 43 | 23 | | 24 |
| | mode | | | | | 4924 | 243 | | | | |
| | voltage | | | | | 181 | | | | | |
| 13 | injection | | | | 135 | - | 148 | | | | |
| | within the | | | | | 148. | .49 | - | | | |
| | allowable | | | | | 4924 | 243 | 201.50758 | | 0.5019097 | 0.1344863 |
| | range | | | -210 | | 181 | | 19 | 0 | 77 | 01 |
| 14 | | | | | 135 | - | 148 | | | | |
| | | | | | | 148. | .49 | - | | | |
| | | | | | | 4924 | 243 | 201.50758 | | 0.5019097 | 0.1344863 |
| | | | | -230 | | 181 | | 19 | 0 | 77 | 01 |
| 15 | | | | | 90 | 5.62 | 210 | | | | |
| | | | | | | 693E | | 168.13466 | 0.7401923 | | 0.4803847 |
| | | | | 190 | | -06 | | 8 | 91 | 1 | 58 |
| 16 | | | | | 90 | 5.62 | 210 | | | | |
| | | _ | | | | 693E | | 168.13466 | 0.7401923 | | 0.4803847 |
| | | 168.1346 | 168.13 | 180 | | -06 | | 8 | 91 | 1 | 58 |
| 17 | | 624 | 4668 | | 90 | 5.62 | 210 | - | | | |
| | | 0 | | | | 693E | | 168.13466 | 0.2598076 | 0.5196152 | |
| | | | | -180 | | -06 | | 24 | 33 | 42 | 0 |
| 18 | | | | | 90 | 5.62 | 210 | - | | | |
| | | | | | | 693E | | 168.13466 | 0.2598076 | 0.5196152 | |
| | | | | -190 | | -06 | | 24 | 33 | 42 | 0 |

6.3 Execution and reporting

6.3.1 Risk Assessment

Not applicable.

6.3.2 Resources needed

6.3.3 Responsible

| | Description | Action | Responsible |
|--------|------------------------|---|----------------|
| | Data storage | DVRE | WEWEI,BINGL |
| Data | Data type | What format should the data be in | WEWEI,BINGL |
| Data | Doct proceeding | Not applicable | Not applicable |
| | Post processing | Not applicable | Not applicable |
| | Test setup | Description of the device under test and test setup | WEWEI |
| Report | Measurement system | Description of the measurement system | WEWEI |
| (DVRE) | Test reporting | Reporting of the test (logbook etc) and results | WEWEI |
| | Verification reporting | Analyse and conclusions | WEWEI |

Sub-system of Load Sharing for ADC - PWM Modulator


PAGE 45/57


8/29/2011 3:24:09 AM

DVRE for PWM Modulator

7.1 **Test Results**

The below test results are based on ADC code release 3.0 with some modification related to the SPR: drive00020734.






LeCrov

DOCUMENT: DESCRIPTION: PAGE
0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 46/57

TC 003

Observations:


- 1. 0.02% error on phase a duty cycle
- 2. 0.02% error on phase b duty cycle
- 3. 0.02% error on phase c duty cycle
- 4. 0.133% error on CMV



TC 004

Observations:

- 1. 0.03% error on phase a duty cycle
- 2. 0.01% error on phase b duty cycle
- 3. 0.133% error on CMV




DOCUMENT: DESCRIPTION: PAGE 0020-3936 VER 01

TC 005

Observations:


- 1. 0.01% error on phase a duty cycle
- 2. 0.01% error on phase b duty cycle
- 3. 0.01% error on phase c duty cycle
- 4. 0.18% error on CMV



TC 006

Observations:

- 1. 0.01% error on phase a duty cycle
- 2. 0.01% error on phase b duty cycle
- 3. 0.01% error on phase c duty cycle
- 4. 0.25% error on CMV





8/29/2011 3:47:11 AM

DOCUMENT: DESCRIPTION: PAGE
0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 48/57

TC 007 Observations:


- 1. 0.01% error on phase a duty cycle
- 2. 0.01% error on phase c duty cycle
- 3. 0.25% error on CMV






LeCrov

DOCUMENT: DESCRIPTION: PAGE
0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 49/57







DESCRIPTION: DOCUMENT: PAGE 50/57

0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator **TC 011** File Vertical Timebase Trigger Display Cursors Measure Math Analysis Utilities Help **Observations:** 1. 0.01% error on phase b duty cycle

phase c duty cycle 3. 0.026% error on CMV

2. 0.01% error on






DOCUMENT: DESCRIPTION: PAGE
0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 51/57



Observations:


- 1. 0.01% error on phase b duty cycle
- 2. 0.01% error on phase c duty cycle
- 3. 0.022% error on CMV




TC 014


Observations:


- 1. 0.01% error on phase b duty cycle
- 2. 0.01% error on phase c duty cycle
- 3. 0.022% error on CMV




DOCUMENT: DESCRIPTION: PAGE
0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 52/57









7.2 Overall summery

For all the results shown in section 7.1, the first waveform is the phase a duty cycle (da), the second waveform is the phase b duty cycle (db), the third waveform is the phase c duty cycle (dc) and the last waveform is the common mode voltage calculated based on the above three waveforms. The formula for generating the fourth waveform is:

$$V_a = \frac{1}{2} \cdot V_{dc} \cdot da - \frac{1}{2} \cdot V_{dc} (1 - da)$$

DOCUMENT: DESCRIPTION: PAGE 0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 54/57

$$V_b = \frac{1}{2} \cdot V_{dc} \cdot db - \frac{1}{2} \cdot V_{dc} (1 - db)$$

$$V_c = \frac{1}{2} \cdot V_{dc} \cdot dc - \frac{1}{2} \cdot V_{dc} (1 - dc)$$

$$v_o = \frac{v_a + v_b + v_c}{3}$$

From the above four formulas, the common mode voltage is:

$$V_o = V_{dc} \cdot \left(\frac{da + db + dc}{3} - 0.5\right)$$

The percentage error for phase a, b and c duty cycles and the error of measured common mode voltage are shown in the tables in section 7.1.

We can see from the observations in section 7.1, for all the test cases, the duty cycles have at most 0.03% discrepancy from the theoretical value calculated using equation (3-34). For the common mode voltage, the largest error is 0.25% which occurs at TC 006 and TC 007. With this small error, we can conclude that the performance of the common mode voltage injection is very good.

7.2.1 Test cases # 01-10

Take test case # 01 as an example.

Normalize all the values to Vdc/sqrt(3):

$$U_{com_ref}(nomalized) = \frac{U_{com_ref}}{V_{dc}} = \frac{50}{700} = 0.0714$$

$$U_{\alpha}(nomalized) = U_{\alpha} * \frac{\sqrt{3}}{V_{dc}} = 210 * \frac{\sqrt{3}}{700} = 0.5196$$

$$U_{\beta}(nomalized) = U_{\beta} * \frac{\sqrt{3}}{V_{dc}} = 0 * \frac{\sqrt{3}}{700} = 0$$

Then, ta, tb and tc can be determined based on section 3.1.1:

$$\begin{split} t_{a} &= -U_{\beta} = 0 \\ t_{b} &= -\frac{\sqrt{3}}{2}U_{\alpha} - \frac{1}{2}U_{\beta} = -0.45 \\ t_{c} &= \frac{\sqrt{3}}{2}U_{\alpha} - \frac{1}{2}U_{\beta} = 0.45 \end{split}$$

Refering to section 3.1.1, the polarity of ta, tb and tc determines that the voltage vector is in sector 6 of the voltage space vector. Using equation (3-32) and (3-33), we get:

$$\therefore D_1 = \frac{\sqrt{3}}{2}V_{\alpha} + \frac{1}{2}V_{\beta} = -t_b = 0.45$$

$$\therefore D_2 = -V_{\beta} = t_a = 0$$

Then the minimum and maximum common mode voltages are:

$$U_{0\min} = -\frac{1}{2} + \frac{1}{3}D_1 + \frac{2}{3}D_2 = -0.35$$

$$U_{0\max} = \frac{1}{2} - \frac{2}{3}D_1 - \frac{1}{3}D_2 = 0.2$$

Since Ucom_ref (0.0714) is in between U0min (-0.35) and U0max (0.2), then the Ucom_ref that we injected into the VPC is the actual common mode voltage.

DOCUMENT:DESCRIPTION:PAGE0020-3936 VER 01Sub-system of Load Sharing for ADC - PWM Modulator55/57

Hence, using equations (3-43) - (3-45), we have:

$$T_2 = \frac{1}{2} + U_0 - \frac{1}{3}D_1 - \frac{2}{3}D_2 = 0.421$$

$$T_3 = T_2 + D_2 = 0.421$$

$$T_1 = T_2 + D_1 = 0.871$$

T1, T2 and T3 are the phase a, b and c duty cycle calculated theoretically (same as da, db and dc we decribed above). From VPC, we are getting the same results as shown in section 7.1, which verifies that our algorithm is correct.

To further verify that the common mode voltage is correct, we use the measured phase a, b and c duty cycles to calculate the common mode voltage as follows:

$$V_o = V_{dc} \cdot \left(\frac{da + db + dc}{3} - 0.5\right) = 700 \cdot \left(\frac{0.8713 + 0.4214 + 0.4214}{3} - 0.5\right) = 49.96$$

This result is almost same as the Ucom_ref we injected, with only 0.08%=(49.96-50)/50 error. Hence, we conclude that our algorithm is correct.

7.2.2 Test cases # 11-18

Take test case # 11 as an example.

Normalize all the values to Vdc/sqrt(3):

$$U_{com_ref}(nomalized) = \frac{U_{com_ref}}{V_{dc}} = \frac{170}{700} = 0.2429$$

$$U_{\alpha}(nomalized) = U_{\alpha} * \frac{\sqrt{3}}{V_{dc}} = -148.49 * \frac{\sqrt{3}}{700} = 0.3674$$

$$U_{\beta}(nomalized) = U_{\beta} * \frac{\sqrt{3}}{V_{dc}} = 148.49 * \frac{\sqrt{3}}{700} = 0.3674$$

Then, ta, tb and tc can be determined based on section 3.1.1:

$$t_{a} = -U_{\beta} = -0.3674$$

$$t_{b} = -\frac{\sqrt{3}}{2}U_{\alpha} - \frac{1}{2}U_{\beta} = 0.1345$$

$$t_{c} = \frac{\sqrt{3}}{2}U_{\alpha} - \frac{1}{2}U_{\beta} = -0.5019$$

Refering to section 3.1.1, the polarity of ta, tb and tc determines that the voltage vector is in sector 3 of the voltage space vector. Using equation (3-20) and (3-21), we get:

$$\therefore D_1 = -t_a = 0.3674$$

$$D_2 = t_b = 0.1345$$

Then the minimum and maximum common mode voltages are:

$$U_{0\min} = -\frac{1}{2} + \frac{1}{3}D_1 + \frac{2}{3}D_2 = -0.2879$$

$$U_{0\text{max}} = \frac{1}{2} - \frac{2}{3}D_1 - \frac{1}{3}D_2 = 0.2102$$

DOCUMENT: DESCRIPTION: PAGE 0020-3936 VER 01 Sub-system of Load Sharing for ADC - PWM Modulator 56/57

Since Ucom_ref (0.2429) is not within U0min (-0.2879) and U0max (0.2102), then the Ucom_ref that we injected into the VPC is not the final common mode voltage. The common mode voltage should be limited to U0max, with the value of 0.2102.

Hence, using equations (3-43) - (3-45), we have:

$$T_1 = \frac{1}{2} + U_0 - \frac{1}{3}D_1 - \frac{2}{3}D_2 = 0.4981$$

$$T_3 = T_1 + D_2 = 0.6326$$

$$T_2 = T_3 + D_1 = 1$$

T1, T2 and T3 are the phase a, b and c duty cycle calculated theoretically (same as da, db and dc we decribed above). From VPC, we are getting almost same results as shown in section 7.1, with only 0.01% error, which verifies that our algorithm is correct.

To further verify that the common mode voltage is correct, we use the measured phase a, b and c duty cycles to calculate the common mode voltage as follows:

$$V_o = V_{dc} \cdot \left(\frac{da + db + dc}{3} - 0.5\right) = 700 \cdot \left(\frac{0.4981 + 0.9999 + 0.6325}{3} - 0.5\right) = 147.14V = 0.2102 \, p.u.$$

This result is not the same as the Ucom_ref we injected, but same as the U0max. Thus, we could conclude that the algorithm is capable of limiting the injected Ucom_ref with its allowable range. Hence, we conclude that our algorithm is correct.

7.2.3 Comparison with the old wrong code (Release 3.0)

In release 3.0, when we define common mode voltage, we first normalized it w.r.t sqrt(3)*Vdc in RI_GI_FiFoDrive.c.

However, when we calculate the transistor switching time using equations (3-43) - (3-45) in modulator.c, the U0 in the equations are normalized to Vdc. Thus, it is expected that a factor of sqrt(3) in the final output Ucom.

However, the multiplication of sqrt(3) in RI_GI_FiFoDrive.c did not affect the calculation of Umin and Umax because the value of Ucom_ref has no influence on these two values. They are solely depending on duty1 and duty2 as indicated in equations (3-36) – (3-37).

With this, for test cases 01-10, a factor of sqrt(3) is expected and for test cases 11-18, the result in release 3.0 with some modification related to SPR: drive00020734 is expected to be the same as in release 3.0.

Thirteen test cases are selected among the 18 test cases and comparison is shown in Table 4, which proves the above conclusion.

Table 4. Comparison of release 3.0 and release 4.0 results

| | | Release 4.0 | | | | | Release 3.0 | | | | |
|----|------------|-------------|------------|-------|-------|-------|-------------|------------|------|--|--|
| T | da | db | dc | Ucom | da | db | dc | Ucom2 | 1.73 | | |
| # | | | | ı | | | | | | | |
| 01 | 0.87142857 | 0.42142857 | 0.42142857 | 49.96 | 0.923 | 0.473 | 0.473 | 86.566666 | 1.73 | | |
| | 1 | 1 | 1 | | 6 | 7 | 7 | 7 | | | |
| 02 | 0.78356060 | 0.64907428 | 0.28165082 | 50.07 | 0.835 | 0.701 | | | 1.73 | | |
| | 9 | 1 | 5 | | 8 | 3 | 0.334 | 86.59 | | | |
| 03 | 0.62352303 | | 0.28952078 | 50.07 | 0.675 | 0.853 | 0.341 | 86.5433333 | 1.73 | | |
| | 2 | 0.8012419 | 3 | | 7 | 5 | 7 | 3 | | | |

| DOCUMENT: | DESCRIPTION: | PAGE |
|------------------|--|-------|
| 0020-3936 VER 01 | Sub-system of Load Sharing for ADC - PWM Modulator | 57/57 |
| | | |

| | | , | | | | | | | |
|----|------------|------------|------------|--------|-------|-------|-------|------------|------|
| 04 | 0.51933412 | 0.85333635 | 0.34161523 | 50.07 | 0.411 | 0.913 | | 86.5666666 | 1.73 |
| | 7 | 5 | 3 | | 5 | 5 | 0.546 | 7 | |
| 05 | 0.27142857 | 0.72142858 | 0.72142855 | 50.09 | 0.323 | 0.773 | 0.773 | | 1.73 |
| | 1 | 5 | 8 | | 6 | 6 | 6 | 86.52 | |
| 06 | 0.82857142 | 0.37857142 | 0.37857142 | 20.05 | 0.849 | 0.399 | 0.399 | 34.6266666 | 1.73 |
| | 9 | 9 | 9 | | 4 | 5 | 5 | 7 | |
| 07 | 0.81047921 | 0.47647697 | 0.29875809 | 20.05 | 0.831 | 0.497 | 0.319 | 34.6266666 | 1.73 |
| | 5 | 4 | 7 | | 3 | 4 | 7 | 7 | |
| 09 | 0.42596539 | 0.82401375 | 0.33573513 | 20.01 | 0.446 | 0.844 | 0.356 | | 1.73 |
| | 5 | 3 | 8 | | 8 | 8 | 6 | 34.58 | |
| 10 | 0.29875810 | 0.81047921 | 0.47647696 | 20.03 | 0.319 | 0.831 | 0.497 | | 1.73 |
| | 4 | 9 | 3 | | 7 | 2 | 3 | 34.58 | |
| 11 | 0.49809022 | | 0.63257652 | 147.04 | 0.498 | 0.999 | 0.632 | 147.116666 | 1 |
| | 3 | 1 | 4 | | 1 | 9 | 5 | 7 | |
| 13 | 3 | 0.50190977 | 0.13448630 | - | | 0.501 | 0.134 | | 1 |
| | 0 | 7 | 1 | 200.96 | 0 | 9 | 4 | -201.53 | |
| 15 | 0.74019239 | | 0.48038475 | 168.02 | 0.740 | 0.999 | 0.480 | | 1 |
| | 1 | 1 | 8 | | 1 | 9 | 3 | 168.07 | |
| 17 | · | | | - | | | | - | 1 |
| | 0.25980763 | 0.51961524 | | 167.97 | 0.259 | 0.519 | | 168.163333 | |
| | 3 | 2 | 0 | | 7 | 6 | 0 | 3 | |

8. APPENDICES

8.1 References

| Reference Number | Description |
|---------------------|--|
| Ref1 | DD for Load Sharing & Circulation Current Control for ADC Distrbuted Converter |
| Ref2 | ADC Control Software Design for DigiPower |

8.2 Word/Abbreviation List

| Word/ | Explanation: |
|---------------|--------------------------|
| Abbreviation: | |
| DD | Design Description |
| ADC | Advanced Digital Control |
| PWM | Pulse width Modulation |
| CMV | Common Mode Voltage |