CSEE 6863 Formal Verification

Verification on an ALU_FIFO Module

Weijie Wang (ww2739)

Zhenqi Li (zl3508)

Siyuan Li (sl5590)




The Fu Foundation School of Engineering and Applied Science



CONTENT

- Module overview
- FIFO
- Alu

Module Overview




FIFO STRUCTURE

fifo (clk, reset, data_in, data_out, valid, valid_out, ready, full, empty) [9:0] 10 bits [9:0] 10 bits data_out 6 data_in 5 full 4 valid_out ready 3 empty valid Three State: $2'b00 \rightarrow send;$ 0 $2'b01 \rightarrow wait_ready;$ $2'b10 \rightarrow end_tx;$ Mem[8]


State[1:0]


Assertions in the Top Module

```
// Verify FIFO-ALU handshaking
TOP fifo alu valid: assert property (@(posedge clk)
   f in.valid out |-> !alu1.ready);
// Verify ALU-FIFO handshaking
TOP alu fifo ready: assert property (@(posedge clk)
    alu1.ready |-> !f out.full);
// Verify data integrity between FIFOs and ALU
TOP data flow: assert property (@(posedge clk)
   f in.valid out |-> (f in.data out[3:0] == alu1.data1 &&
                       f in.data out[7:4] == alu1.data2 &&
                       f in.data out[9:8] == alu1.operand));
// Verify result propagation
TOP result prop: assert property (@(posedge clk)
    alu1.ready |-> (alu1.result == f out.data in));
TOP reset: assert property (@(posedge reset)
    (f in.empty && f out.empty && alu1.ready));
```



Challenge We Faced





```
always@(posedge clk)
 begin
    if(reset)
      rptr <= 0;
      begin
        if(rptr == wptr)
           empty <= 1;
      if(!empty)
      begin
      case (state)
        send:begin
                      data_out <= mem[rptr];</pre>
                      valid_out <= 1;</pre>
                      rptr <= rptr+1;</pre>
          if(ready)
             state <= end_tx;</pre>
                    state <= wait_ready;</pre>
                  end
         wait_ready:begin
                      if(ready)
                        state<= end_tx;</pre>
                        state <= wait_ready;</pre>
               end
           end tx:begin
                  valid_out <= 0;</pre>
             state <= send;</pre>
          end
      endcase
      end
```

```
always@(posedge clk or posedge reset)
 begin
    if (reset)
      begin
        wptr <= 0;
        rptr <= 0;
        valid_out <= 0;</pre>
        full <= 0;
        empty <= 1;
        state <= 0;
      end
      if(valid)
          begin
            if(wptr == (rptr -1))
              begin
                 full <= 1;
                 valid_out <= 0;</pre>
                 empty <= 0;
               end
                   mem[wptr] <= data_in;</pre>
                   wptr <= wptr + 1;
                     empty <= 0;
               end
```

fifo_read(original)

fifo_write(original)

Some issues in the FIFO verification:

- Multiple-Driven Conflict for empty:
 - After reset, both wptr and rptr are initialized to 0, leading to different assignments to empty from two different always blocks at the same time.
 - Merged the empty and full state logic into a single always block to prevent multiple assignments.

```
if (reset) begin
    wptr[0] \ll 0;
    wptr[1] <= 0;
    wptr[2] <= 0;
    rptr <= 0;
    valid_out <= 0;</pre>
    full <= 0;
    empty <= 1;
    state <= 0;
    reset_done <= 0;
    update_done <=0;
    for (int i = 0; i < 8; i++) begin
        mem[i] <= 0;
    end
end
else if (!reset_done && !update_done) begin
        if (valid) begin
               reset_done <= 1;
               mem[wptr] <= data_in;</pre>
               empty <= 0;
               if (wptr == (depth -1)) begin
                   wptr <=0;
                   end else begin
                   wptr <= wptr+1;
               end
        end
end
```

add reset_done

Some issues in the FIFO verification:

• Deadlock after Reset:

- After reset, both wptr and rptr being 0 causes empty to remain active (never change), which prevents wptr and rptr from operating, leading to a deadlock.
- ❖ Introduced a new internal variable reset_done to enforce wptr operations first.

Multiple-Driven Conflict for valid_out and rptr:

- Valid_out and rptr were assigned values in multiple places, causing multiple driver conflicts.
- Refined the variable assignment across always blocks to ensure no multiple drivers.

Some issues in the FIFO verification:

- Delay between wptr, rptr updates, and empty/full state updates:
 - Since pointer (wptr and rptr) updates happen on the clock's rising edge, the empty and full states take one additional clock cycle to reflect changes.
 - ❖ We used the \$past operator in assertions to account for the delay in state updates, ensuring the proper synchronization between pointer updates and state evaluations.

```
// verify the full
FIFO_full0: assert property (@(posedge clk) valid && wptr == (rptr - 1) |-> full && !empty);
// verify the full
FIFO_full: assert property (@(posedge clk) $past(valid && wptr == (rptr - 1)) |-> full && !empty);
```

```
if(!update done) begin
   if(valid && !full) begin
         mem[wptr] <= data_in;</pre>
         wptr <= wptr + 1;
   else if(!empty) begin
        case (state)
               send: begin
                     data_out <= mem[rptr];</pre>
                     valid_out <= 1;</pre>
                     if (rptr == (depth -1)) begin
                     rptr <=0;
                     end else begin
                     rptr <= rptr+1;
                   if(ready)
                   state <= end_tx;</pre>
                   state <= wait_ready;</pre>
               wait_ready: begin
                   if(ready)
                   state <= end_tx;</pre>
                   state <= wait_ready;</pre>
               end_tx: begin
                   valid_out <= 0;</pre>
                   state <= send;</pre>
         endcase
   update_done <= 1;</pre>
```


```
end else if(update_done) begin
    if(wptr == (rptr -1)) begin
    full <= 1;
    empty <= 0;
end
    else if (rptr == wptr) begin
    empty <= 1;
    full <= 0;
end
update_done <= 0;
end</pre>
```

add update_done

Some issues in the FIFO verification:

- Logic error in rptr and state updates:
 - rptr was updated in one always blocks, while empty, full, and wptr were handled in the other block, causing synchronization problems.
 - ❖ We merged the two always blocks into one, ensuring wptr and rptr are updated first. We added an internal variable update_done to ensure the empty and full states are only evaluated after the pointers are updated.

```
// reset: fifo ->reset
fifo reset1: assert property (@(posedge reset) (empty && !full && (wptr == 0) && (rptr == 0) &&
(state == 0) && valid out == 0));
// reset: fifo -> !valid && !readv
fifo reset2: assert property (@(posedge reset) (!valid && !ready));
// verify the full
FIFO full: assert property (@(posedge clk) $past(valid && wptr == (rptr - 1)) |-> full && !empty);
// verify the empty
FIFO empty: assert property (@(posedge clk) $past(valid && (wptr == rptr) && reset done) |-> !full &&
empty);
//cover wptr add
FIFO wptr: cover property (@(posedge clk)
    (wptr != 7) |-> (wptr == $past(wptr) + 1));
//cover rptr add
FIFO rptr: cover property (@(posedge clk)
   (rptr != 7) |-> (rptr == $past(rptr) + 1));
//fifo full -> no change
FIFI write full: assert property (@(posedge clk) full && valid |-> (wptr == $past(wptr)));
// fifo empty -> no change
FIFO read emtpy: assert property (@(posedge clk) empty && ready |-> (rptr == $past(rptr)));
// fifo wptr add
FIFO wptr add: assert property (@(posedge clk) $past(reset, 2) && valid && !empty && !full |-> (wptr
== $past(wptr) + 1));
```




Screenshot of Results

Assertions and Covers



ALU

logic function



ALU Datapath Description

Operand: 2 bits Control Signal

ready: Output Enable Signal

[8:0] result: 8 bits Arithmetic Result

[3:0] data1, [3:0] data2 : Two 4 bits Inputs

Clk: Clock Signal

reset: Reset Signal

```
// Assertion to verify arithmetic functionality in ALU

ADD_OPERATION_CHECK: assert property (@(posedge clk) disable iff (reset)

(valid && operand == 2'b00 && state == 0) |-> ##1 (result == data1 + data2));

SUB_OPERATION_CHECK: assert property (@(posedge clk) disable iff (reset)


(valid && operand == 2'b01 && state == 0) |-> ##1 (result == data1 - data2));

MUL_OPERATION_CHECK: assert property (@(posedge clk) disable iff (reset)

(valid && operand == 2'b10 && state == 0 && count == cycles - 1) |-> ##1 (result == data1_latch * data2_latch));


DIV_OPERATION_CHECK: assert property (@(posedge clk) disable iff (reset)

(valid && operand == 2'b11 && data2 != 0 && count == cycles - 1) |-> ##1 (result == data1_latch / data2_latch));
```



Addition and Subtraction $\sqrt{}$ Multiplication and Division \times

Multiplication Operation Check




Wrong arithmetic result

data1:4'b0000

data2: 4'b0000

result: 9'h01a

Multiplication Operation Check



Wrong arithmetic result

result: 9'b 0 0001 1110

Thank You