

Weiwei Chen

Department of Electrical Engineering and Computer Science
University of California, Irvine
Irvine, CA 92697-2625

Tel: +1(949) 887-6878
Email: weiwei.chen@uci.edu
www.cecs.uci.edu/~weiweic

EDUCATION

- **Doctor of Philosophy, Computer System and Software** June 2013 (expected)
Department of Electrical Engineering and Computer Science
University of California, Irvine
Committee: Prof. Rainer Dömer, Prof. Daniel Gajski, Prof. Pai Chou
- **Master of Science, Computer Engineering** 2007
Thesis: A Symbolic Analog Circuit Simulator
School of Microelectronics
Shanghai Jiao Tong University, Shanghai, China
- **Bachelor of Engineering, Computer Science and Engineering** 2004
Thesis: Design and Implementation of a Software Debugger for Digital Signal Processors
Department of Computer Science and Engineering
Teaching Reform Class, Shanghai Jiao Tong University, Shanghai, China
- **International Exchange Student** 2003
Dean's List and Semester Honor
School of Electrical and Computer Engineering
Purdue University, West Lafayette, Indiana
- **High School Graduation** 2000

HONORS AND AWARDS

- Pedagogical Fellowship, University of California, Irvine, 2012-13
- Nominated for the Chancellors Club Fund for Excellence Fellowship by The Henry Samueli School of Engineering (2 per school), University of California, Irvine, 2012
- Travel grants, the SIGDA Ph.D. Forum and the Young Faculty Workshop, Design Automation Conference (DAC), San Francisco, CA, 2012
- Young Student Support Award, Design Automation Conference (DAC), Anaheim, CA, 2010
- Student Travel Grant, Asia and South Pacific Design Automation Conference (ASP-DAC), Taipei, Taiwan, 2010
- Henry Samueli Endowed Fellowship (3 out of 100+), The Henry Samueli School of Engineering, University of California, Irvine, 2007
- Excellent Teaching Assistant Award, School of Microelectronics, Shanghai Jiao Tong University, 2006
- National Scholarship for Academic Excellence, China, 2006

RESEARCH INTERESTS

Embedded hardware and software systems
Cyber-physical systems,
System design and methodology,
Multi-core parallel simulation,
Computer Science education and pedagogy

RESEARCH EXPERIENCE

University of California, Irvine

Graduate Student Researcher, Department of EECS

September 2007 – Present

- *Multi-core parallel simulation for Transaction-Level Models (TLMs)* June 2009 - Present
Design a synchronous parallel simulator for C-based System-level Description Languages
Propose an out-of-order parallel simulation approach for System-level Description Languages
Propose an optimized compiler for static code analysis on system-level models
- *A SystemC System-level Description Language Front-end Tool* February 2013 - Present
Design the software architecture of a SystemC front-end tool by using the *LLVM+Clang* compiler infrastructure, aiming at model analysis and code transformation for simulation on multi-core/many-core platforms.
Design and build the compiler metadata for SystemC models, including the structural hierarchy, port binding information, simulation primitives, and so on
- *Recoding diagnosis for parallel system-level embedded application models* January 2012 - Present
Design and develop a dynamic race condition diagnosis tool for embedded system-level models
Design and develop static conflict detection for an Eclipse-based recoding tool
- *System-level modeling and synthesis for parallel embedded standard applications* June 2008 - Present
Designed and developed parallel transaction-level models for a H.264 video decoder, a JPEG image encoder, a video edge detector, and a DES cipher chip
- *Fast simulation for cyclo-static data flow models* June 2009 - January 2010
Proposed a fast static scheduling strategy for fast simulating cyclo-static data flow models written in SystemC and SpecC SLDLs by using heuristic static scheduling approaches
- *ConcurrenC: a novel Model of Computation (MoC) for effective system-level abstraction of C-based System-Level Description Languages (SLDLs)* June 2008 - June 2009
Proposed the ConcurrenC MoC with features of communication and computation separation, hierarchy, concurrency, abstract communication, timing, execution semantics, and precisely expressive in both SystemC and SpecC SLDLs

Shanghai Jiao Tong University

Graduate Research Assistant, School of Microelectronics

December 2004 – January 2007

- Developed a symbolic analog circuit simulation using graph reduction approaches
- Researched on simulation for heterogeneous multiprocessor systems based on the SimpleScalar toolset
- Optimized MP3 decoder algorithm and developed an in-house operating system on the ARM9 platform
- Designed the digital circuit for a reconfigurable cache controller and external memory interface module in VerilogHDL

PUBLICATIONS

Journal Articles (peer reviewed)

- J1. Weiwei Chen**, Xu Han, Rainer Dömer, “[Multi-Core Simulation of Transaction Level Models using the System-on-Chip Environment](#)”, *IEEE Design & Test of Computers*, vol.28, no.3, pp.20-31, May-June 2011
- J2. Weiwei Chen**, Xu Han, Che-Wei Chang, Rainer Dömer, “[Advances in Parallel Discrete Event Simulation for Electronic System-Level Design](#)”, accepted for publication in *IEEE Design & Test of Computers*, 6 pages, to appear in 2013
- J3. Weiwei Chen**, Xu Han, Che-Wei Chang, Rainer Dömer, “[Out-of-Order Parallel Discrete Event Simulation for Transaction Level Models](#)”, in preparation for submission to *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*,

Book Chapters

- BC1. Weiwei Chen**, Guoyong Shi, “Symbolic Analysis of Analog Integrated Circuits”, *Embedded Systems and Materials Research for Advanced Applications, the 1st Chinese-German Summer School in Shanghai*, September, 2006, ISBN-10: 3-00-019576-9 / ISBN-13: 978-3-00-019576-1
- BC2. Weiwei Chen**, Rainer Dömer, “[ConcurrenC: A New Approach towards Effective Abstraction of C-based SLDLs](#)”, *Analysis, Architectures and Modeling of Embedded Systems* (ed. A. Rettberg, M. Zanella, M. Amann, M. Keckeisen, F. Rammig), Springer, 2009, ISBN 978-3-642-04283-6

Conference Papers (peer reviewed)

- C1. Weiwei Chen**, Guoyong Shi, “[Implementation of a Symbolic Circuit Simulator for Topological Network Analysis](#)”, in Proceedings of the *IEEE Asia Pacific Conference on Circuit and System (APCCAS)*, pp.1368-1372, Singapore, December 2006
- C2.** Guoyong Shi, **Weiwei Chen**, C.-J. Richard Shi, “[A Graph Reduction Approach to Symbolic Circuit Analysis](#)”, in Proceedings of the *12th Asia and South Pacific Design Automation Conference (ASP-DAC)*, pp.197-202, Yokohama, Japan, January 2007
- C3.** Rongrong Zhong, Yongxin Zhu, **Weiwei Chen**, Mingliang Lin, Weng Fai Wong, “[An Inter-core Communication Enabled Multi-core Simulator Based on SimpleScalar](#)”, in Proceedings of the *21st International Conference on Advanced Information Networking and Applications Workshops (AINAW)*, pp.758-763, Niagara Falls, Canada, April 2007
- C4. Weiwei Chen**, Rainer Dömer, “[A Fast Heuristic Scheduling Algorithm for Periodic ConcurrenC Models](#)”, in Proceedings of the *15th Asia and South Pacific Design Automation Conference (ASP-DAC)*, pp.161-166, Taipei, Taiwan, January 2010
- C5. Weiwei Chen**, Xu Han, Rainer Dömer, “[ESL Design and Multi-Core Validation using the System-on-Chip Environment](#)”, in Proceedings of the *15th IEEE International High Level Design Validation and Test Workshop (HLDVT)*, pp.142-147, Anaheim, USA, June 2010
- C6.** Rainer Dömer, **Weiwei Chen**, Xu Han, Andreas Gerstlauer, “[Multi-Core Parallel Simulation of System-Level Description Languages](#)”, invited paper, in Proceedings of the *16th Asia and South Pacific Design Automation Conference (ASP-DAC)*, pp.311-316, Yokohama, Japan, January 2011
- C7. Weiwei Chen**, Rainer Dömer, “[An Optimizing Compiler for Out-of-Order Parallel ESL Simulation Exploiting Instance Isolation](#)”, in Proceedings of the *17th Asia and South Pacific Design Automation Conference (ASP-DAC)*, pp.461-466, Sydney, Australia, January 2012

- C8.** Rainer Dömer, **Weiwei Chen**, Xu Han, “[Parallel Discrete Event Simulation of Transaction Level Models](#)”, invited paper, in *Proceedings of the 17th Asia and South Pacific Design Automation Conference (ASP-DAC)*, pp.227-231, Sydney, Australia, January 2012
- C9.** **Weiwei Chen**, Xu Han, Rainer Dömer, “[Out-of-order Parallel Simulation for ESL design](#)”, in *Proceedings of the Design, Automation and Test in Europe Conference (DATE)*, pp.141-146, Dresden, Germany, March 2012
- C10.** **Weiwei Chen**, Che-Wei Chang, Xu Han, Rainer Dömer, “[Eliminating Race Conditions in System-Level Models by using Parallel Simulation Infrastructure](#)”, invited paper, in *Proceedings of the IEEE International High Level Design Validation and Test Workshop (HLDVT)*, pp.118-123, Huntington Beach, USA, November 2012
- C11.** **Weiwei Chen**, Rainer Dömer, “[Optimized Out-of-Order Parallel Discrete Event Simulation Using Predictions](#)”, in *Proceedings of the Design, Automation and Test in Europe Conference (DATE)*, pp.3-8, Grenoble, France, March 2013
- C12.** Xu Han, **Weiwei Chen**, Rainer Dömer, “Designer-in-the-Loop Recoding of ESL Models using Static Parallel Access Conflict Analysis”, submitted to *The workshop on Software and Compilers for Embedded Systems (SCOPES)*, 6 pages, Schloss Rheinfels, Germany, June 2013

Technical Reports

- TR1.** **Weiwei Chen**, Rainer Dömer, “[System Specification of a DES Cipher Chip](#)”, *TR-08-01*, Center for Embedded Computer System, University of California at Irvine, January 2008
- TR2.** **Weiwei Chen**, Siwen Sun, Bin Zhang, Rainer Dömer, “[System Level Modeling of a H.264 Decoder](#)”, *TR-08-10*, Center for Embedded Computer System, University of California at Irvine, August 2008
- TR3.** **Weiwei Chen**, Rainer Dömer, “[ConcurrenC: A Novel Model of Computation for Effective Abstraction of C-based SLDLs](#)”, *TR-09-07*, Center for Embedded Computer System, University of California at Irvine, May 2009
- TR4.** **Weiwei Chen**, Rainer Dömer, “[A Distributed Parallel Simulator for Transaction Level Models with Relaxed Timing](#)”, *TR-11-02*, Center for Embedded Computer Systems, University of California at Irvine, May 2011
- TR5.** Xu Han, **Weiwei Chen**, Rainer Dömer, “[A Parallel Transaction-Level Model of H.264 Video Decoder](#)”, *TR-11-03*, Center for Embedded Computer Systems, University of California at Irvine, June 2011

Poster Presentations

- P1.** **Weiwei Chen**, Rainer Dömer, “Parallel Discrete Event Simulation for ESL Design”, in the *SIGDA Ph.D. Forum at the Design Automation Conference (DAC)*, San Francisco, USA, June 2012
- P2.** **Weiwei Chen**, Rainer Dömer, “Out-of-order Parallel Discrete Event Simulation for ESL Design”, *Graduate Student Poster Presentation*, Faculty Retreat, Department of Electrical Engineering and Computer Science, University of California at Irvine, September 2012
- P3.** **Weiwei Chen**, Rainer Dömer, “Out-of-order Parallel Simulation for Electronic System-Level Design”, in the *EDAA/ACM SIGDA PhD Forum at the Design, Automation and Test in Europe Conference (DATE)*, Grenoble, France, March 2013

PROFESSIONAL ACTIVITIES AND SERVICES

Invited Talks

- T1.** Invited Lecture, “Discussion for C-based SLDLs: SpecC and SystemC”, *SoC Description and Modeling (EECS 222A)*, UC Irvine, December 4, 2009
- T2.** Invited Talk, “Internship in Microsoft”, *Group Seminar*, Center for Embedded Computer Systems, UC Irvine, October 14, 2011
- T3.** Invited Talk, “Multi-Core Parallel Simulation of System-Level Description Languages”, School of Microelectronics, Shanghai Jiao Tong University, December 26, 2011
- T4.** Contributed to Invited Talk, Rainer Dömer, Weiwei Chen, Xu Han, “Advances in Parallel Discrete Event Simulation For Embedded System Design”, *EECS Colloquium*, UC Irvine, May 9, 2012
- T5.** Contributed to Invited Talk, Rainer Dömer, Weiwei Chen, Xu Han, “Advances in Parallel Simulation of System Models”, *EECS Colloquium*, UC Irvine, October 17, 2012
- T6.** Invited Talk, “Out-of-order Parallel Discrete Event Simulation for Electronic System-Level Design”, School of Microelectronics, Shanghai Jiao Tong University, China, December 12, 2012
- T7.** Invited Talk, “Out-of-order Parallel Simulation for Electronic System-Level Design”, Department of Computer Science, The Carl von Ossietzky University of Oldenburg, Germany, March 14, 2013

Conference Reviewer

- Design Automation Conference (DAC) 2009, 2010, expert reviewer 2013
- Design, Automation and Test in Europe Conference (DATE) 2010, 2011, 2013
- ACM/IEEE International Conference on Formal Methods and Models for Co-design (MEMOCODE) 2010
- International Conference on Hardware/Software Co-design and System Synthesis (CODES+ISSS) 2010, 2012

Professional Association Membership

- IEEE Computer Society Student Member, since 2008

TEACHING EXPERIENCE

University of California, Irvine

- **Pedagogical Fellow** Academic year 2012-13
Teaching, Learning and Technology Center (TLTC)
The Henry Samueli School of Engineering
 - *Teaching Assistant Professional Development Program (TAPDP 2012)*
Designed and led a day-and-a-half discipline-specific, interactive workshop series to prepare graduate students with their instructional careers in University of California at Irvine. The program included eleven workshops concerning TA responsibilities, learning styles, active learning strategies, problem solving skills, grading, leading discussion sessions, office hours, handling difficult situations, and microteaching
 - *Teaching Consultation*
Conduct teaching consultations with TAs through reflecting on teaching experience, and identifying effective teaching methods and strategies

- **Teaching Assistant**

- *Advanced C Programming (EECS22)* Fall 2011, 2012
 - *Computational Methods in Electrical and Computer Engineering (EECS10)* Fall 2008, 2009, 2010, Summer 2012
- Led discussion and laboratory sections, designed learning activities, prepared and graded programming homework assignments, held office hours, managed online course message board, prepared the course accreditation (ABET) materials

- **Substitute Lecturer**

- *Advanced System Software (EECS211)* Winter 2011
- Gave two lectures for memory management in computer systems for graduate students

Shanghai Jiao Tong University

- **Instructor**

June 2006

- *FPGA Training Workshop*
- Gave lectures on embedded system design by using the Embedded Development Kit of Xilinx FPGA, and designed the laboratory exercises

- **Teaching Assistant**

Spring 2005 – Fall 2006

- *Digital Integrated Circuit Design*
 - *Design Automation for Integrated Circuit*
- Prepared exam, homework, and laboratory assignments
- *Embedded System Design*
- Mentored undergraduate students for embedded system design projects

Future Road College, Shanghai, China

- **Visiting Instructor**

July 2006 – July 2007

Taught high school students Calculus, Linear Algebra and Theory of Probability for preparation for SAT-AP test

WORKING EXPERIENCE

Microsoft, Redmond, WA

- **Software Develop Engineer Intern**

June 2011 – September 2011

Windows Core Security and Identity Public Key Infrastructure Team

Developed a Windows store application for secure banking with cloud roaming features on the Windows 8 Platform in Javascript ([Windows 8 banking app with strong authentication sample](#))

IBM China System & Technology Lab (CSTL), Shanghai, China

- **R&D Engineer Intern**

June 2006– April 2007

Developed parallel high-performance sorting algorithms on the CELL Broadband Engine platform Research and development for system software for storage devices (C++ and Java) based on [the OpenPegasus project](#)

SOFTWARE RELEASES

- *SpecC compiler version 2.2.2, Developer Release*

Provided the parallel simulation kernel, the out-of-order parallel simulation kernel, the static code analyzer in the compiler, the race condition diagnosis tool, and extended the simulator support for the SoC Environment (SCE) toolset

- *Recoding tool support, System-on-Chip Description and Modeling course (EECS222A), UC Irvine*
Provide the compiler and simulator infrastructure for the Eclipse IDE tool for the recoding projects of this course
- *Embedded application models in the example repository for the SoC Environment (SCE) toolset*
Designed an H.264 video decoder model (40k+ lines of code), a JPEG image encoder (2.5k+ lines of code), a video edge detector, and a DES cipher chip model

ONLINE INFORMATION

- Office page: <http://www.cecs.uci.edu/~weiweic>
- Pedagogical Fellows, TLTC, UC Irvine: <http://www.tltc.uci.edu/pedagogicalFellows.html>
- TA Professional Development Program (TAPDP) teaching portfolio:
<http://www.cecs.uci.edu/~weiweic/teaching.html>
- TAPDP teaching evaluation: http://www.cecs.uci.edu/~weiweic/teaching/TAPDP2012_Feedback.pdf
- Teaching evaluation samples: [EECS22_F12_MidtermEvaluation](#), [EECS22_F11_MidtermEvaluation](#), [EECS10_F10_FinalEvaluation](#), [EECS10_F09_FinalEvaluation](#)

REFERENCES

Dr. Rainer Dömer (Ph.D. Advisor)
Associate Professor
Electrical Engineering and Computer Science
University of California, Irvine
+1 (949) 824-9007
doemer@uci.edu

Dr. Daniel Gajski
Professor, Director
Center for Embedded Computer Systems
University of California, Irvine
+1 (949) 824-4155
gajski@uci.edu

Dr. Guoyong Shi (Master's Thesis Advisor)
Professor
School of Microelectronics
Shanghai Jiao Tong University
+86 (21) 34204546 x 1064
shiguoyong@ic.sjtu.edu.cn