



CS3120

# Introduction of Integrated Circuit Design



## Introduction to Virtuoso

Andy, Yu-Guang Chen

Associate Professor, Department of EE, National Central University


Adjunct Assistant Professor, Department of CS, National Tsing Hua University

[andygchen@ee.ncu.edu.tw](mailto:andygchen@ee.ncu.edu.tw)





# Introduction





# Outline

- ◆ Step 1 Download Files
  - ◆ Step 2 Files Setting
  - ◆ Step 3 Source
  - ◆ Step 4 Complete Pre-layout Simulation
  - ◆ Step 5 Construct New Library in Virtuoso
  - ◆ Step 6 Construct New Cell View
  - ◆ Step 7 Run DRC
  - ◆ Step 8 Run LVS
  - ◆ Step 9 Run PEX
  - ◆ Step 10 Run Post-layout Simulation
- } Just do it once





# Step 1 Download Files

1. Download **spice\_layout.tar** from eecalss
2. Upload to your home directory
3. Unzip the file: **tar xvf spice\_layout.tar**

```
spice/  
spice/pre_sim/  
spice/pre_sim/cic018.l  
spice/pre_sim/hw3/  
spice/pre_sim/hw2/  
spice/pre_sim/final_project/  
spice/post_sim/  
spice/post_sim/cic018.l  
spice/post_sim/hw3/  
spice/post_sim/hw2/  
spice/post_sim/final_project/  
layout/  
layout/calibre/  
layout/calibre/Rule.lvs  
layout/calibre/Rule_08KA.rc  
layout/calibre/Rule_20KA.rc  
layout/calibre/Rule.rce  
layout/calibre/rule.drc  
layout/.cdsinit  
layout/display.drf  
layout/cic18.tf
```





# Directory and files

```
spice/  
spice/pre_sim/  
spice/pre_sim/cic018.l  
spice/pre_sim/hw3/  
spice/pre_sim/hw2/  
spice/pre_sim/final_project/  
spice/post_sim/  
spice/post_sim/cic018.l  
spice/post_sim/hw3/  
spice/post_sim/hw2/  
spice/post_sim/final_project/  
layout/  
layout/calibre/  
layout/calibre/Rule.lvs  
layout/calibre/Rule_08KA.rc  
layout/calibre/Rule_20KA.rc  
layout/calibre/Rule.rce  
layout/calibre/rule.drc  
layout/.cdsinit  
layout/display.drf  
layout/cic18.tf
```

- cic018.l: spice simulation process file
- ./cdsinit: virtuoso initialize file
- display.trf: layout display reference file
- cic18.tf: layout used process file
- rule.drc: DRC rule file
- Rule.lvs: LVS rule file
- Rule.rce: PEX rule file
- Rule\_08KA.rc and Rule\_20KA.rc:  
RC information for different metal  
thickness condition





## Step2 Files Setting

1. Open /layout/calibre/Rule.rce
2. Copy the file path of **Rule\_20KA.rc** and **Rule\_08KA.rc**
3. Find **Rule\_20KA.rc** and **Rule\_08KA.rc** in Rule.rce, and change it to the copied file path





# Step2 Files Setting

```
MobaTextEditor
File Edit Search View Format Encod
Rule.rc

304
305 SEPGND:1 = SIZE SEPGND BY 0.01
306 SEPGND:2 = SEPGND:1 NOT SEPGND
307 PSUB_ALL = (BULK NOT NWEL) NOT TWEL
308 PSUB = PSUB_ALL NOT SEPGND:2
309
310 BPDIFF = DIFF AND PPLUS
311 BNDIFF = DIFF AND NPLUS
312 PGATE = BPDIFF AND P01
313 NGATE = BNDIFF AND P01
314 BPGATE = size (size (PGATE NOT PSY
315 BNGATE = size (size (NGATE NOT PSY
316 NWELL = NWEL NOT TWEL
317
318 PTAP = PSUB AND PSD
319 NTAP = WEL AND NSD
320 TNTAP = PSD AND (NWEL AND TWEL)
321
322
323
324 //////////////////////////////////
325 // Setup Defaults for PEX
326 //////////////////////////////////
327 #IFDEF PEXRUN
328 #IFDEF TOP_METAL_THICKNESS_20K
329 INCLUDE "Rule_20KA.rc"
330 #ELSE
331 INCLUDE "Rule_08KA.rc"
332 #ENDIF
```



```
MobaTextEditor
File Edit Search View Format Encoding Syntax Special Tools
* Rule.rc

304
305 SEPGND:1 = SIZE SEPGND BY 0.01
306 SEPGND:2 = SEPGND:1 NOT SEPGND
307 PSUB_ALL = (BULK NOT NWEL) NOT TWEL
308 PSUB = PSUB_ALL NOT SEPGND:2
309
310 BPDIFF = DIFF AND PPLUS
311 BNDIFF = DIFF AND NPLUS
312 PGATE = BPDIFF AND P01
313 NGATE = BNDIFF AND P01
314 BPGATE = size (size (PGATE NOT PSYMBOL) by -0.05) by 0.05
315 BNGATE = size (size (NGATE NOT PSYMBOL) by -0.05) by 0.05
316 NWELL = NWEL NOT TWEL
317
318 PTAP = PSUB AND PSD
319 NTAP = WEL AND NSD
320 TNTAP = PSD AND (NWEL AND TWEL)
321
322
323
324 //////////////////////////////////
325 // Setup Defaults for PEX
326 //////////////////////////////////
327 #IFDEF PEXRUN
328 #IFDEF TOP_METAL_THICKNESS_20K
329 INCLUDE "/users/course/2023F/cs312000110001/yyhuang/layout/calibre/Rule_20KA.rc"
330 #ELSE
331 INCLUDE "/users/course/2023F/cs312000110001/yyhuang/layout/calibre/Rule_08KA.rc"
332 #ENDIF
333 PEX FDB allnets GLOBAL 5000 EXCLUDE SOURCE VCC GND
```





## Step2 back up

◆ **tar cvf spice\_layout\_backup.tar spice layout**

```
[ta112521030@linuxcad30 ~/HW2]$ tar cvf spice_layout_backup.tar spice layout
```







# Step 3 Source

## ◆ HSPICE

- `source /usr/cad/synopsys/CIC/hspice.cshrc`

## ◆ Waveview

- `source /usr/cad/synopsys/CIC/customexplorer.cshrc`

## ◆ Virtuoso

- `source /usr/cad/cadence/CIC/ic.cshrc`

- `source /usr/cad/mentor/CIC/calibre.cshrc`





# Step 4 Complete Pre-layout Simulation



1. Put your pre-sim files  
([inv.sp](#)/[hw2.sp](#)/[tb.sp...](#))in /spice/pre\_sim/[hw2](#)
2. Run pre-sim to check the correctness of your circuit





# Step 5 Open Virtuoso

1. cd layout

2. icfb &

```
[ta112521030@linuxcad30 ~/HW2]$ cd layout  
[ta112521030@linuxcad30 layout]$ icfb &  
[1] 19494
```

```
COPYRIGHT © 1992-2009 CADENCE DESIGN SYSTEMS INC. ALL RIGHTS RESERVED.  
© 1992-2009 UNIX SYSTEMS Laboratories INC.,  
Reproduced with permission.  
This Cadence Design Systems program and online documentation are  
proprietary/confidential information and may be disclosed/used only  
as authorized in a license agreement controlling such use and disclosure.  
RESTRICTED RIGHTS NOTICE (SHORT FORM)  
Use/reproduction/disclosure is subject to restriction  
set forth at FAR 1252.227-19 or its equivalent.  
Program: @(#)CDS: icfb.exe version 5.1.0 11/22/2011 01:38 (cicln04) *  
Sub version: sub-version 5.10.41.500.6.151 (32-bit addresses)  
Loading PRshare.cxt  
Loading LVS.cxt  
Loading layerProc.cxt  
Loading ams.cxt  
Loading acv.cxt  
Loading auCore.cxt  
Loading schView.cxt  
Loading selectSv.cxt  
Loading seismic.cxt  
END OF SITE CUSTOMIZATION  
Loading ./cdsinit init file from the site init file.  
// Calibre Skill Interface * (v2020.2_14.12) *  
//  
// Copyright Mentor Graphics Corporation 2005  
// All Rights Reserved.  
// THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION  
// WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION  
// OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.  
//
```


Calibre opened successfully






# Step 5-1 Construct New Library

- ◆ Construct one library for each homework or project (ex: **hw2**, **hw3**, **final\_project**)






# Step 5-2




step5







# Step 5-3




step7



step8




step9






# Step 6-1 Construct New Cell View



step3



Cell name: enter cell name, ex: INV, NAND, buffer

View name: layout

Tool: Virtuoso





# Step 6-2

**Step1 choose display**

**step3**

**step2**

**Display Options@A6000**

Display Controls

- ☒ Open to Stop Level
- ☒ Axes
- ☐ Instance Origins
- ☒ EIP Surround
- ☐ Pin Names
- ☐ Dot Pins
- ☒ Net Expressions
- ☒ Dynamic Highlight
- ☐ Shape Information

Grid Controls

Type ☐ none ☒ dots ☐ lines

Minor Spacing: 0.05

Major Spacing: 0.1

X Snap Spacing: 0.01

Y Snap Spacing: 0.01

Filter

Size: 6 Style: empty

Snap Modes

Create: orthogonal

Edit: orthogonal

Path Display: Borders and Centerlines

Show Name Of: ☐ instance ☒ master

Array Display: ☒ Full ☐ Border ☐ Source

Display Levels

Start: 0

Stop: 10

Cellview Library Tech Library File: ../cdsenv Browse...

Save To Load From Delete From









# Different in Display Level

## ◆ When using instances



Stop: 0




Stop: 1









# Step 7 Run DRC






# Step 7-1





# Step 7-2



step6






# Step 7-3

◆ No DRC results generated → DRC done








# Step 8 Run LVS






# Step 8-1






# Step 8-2

step5



step6

step7



Step8: choose the pre-sim HSPICE file

step9

step10







# Step 8-2 Pre-sim HSPICE File


No other instances in circuit EX: inv.sp	Add other instances in circuit EX: Supper_buffer.sp
<pre>.subckt INV out in # NMOS PMOS description .ends INV</pre>	<pre>.subckt Supper_buffer out in <b>XINV out1 in INV</b> # NMOS PMOS description .ends Supper_buffer  .subckt INV out in # NMOS PMOS description .ends INV</pre>





# Step 8-3

step12



step13





# Step 8-4

◆ LVS correct → LVS done

Calibre - RVE v2021.3\_35.19 : svdb INV

File View Highlight Tools Window Setup Help

Search

Navigator

- Results
  - Extraction Results
  - Comparison Results
- Reports
  - Extraction Report
  - LVS Report
- Rules
  - Rules File
- View
  - Info
  - Finder
  - Schematics
- Setup
  - Options

Comparison Results

Layout Cell / Type	Source Cell	Nets	Instances	Ports
INV	INV	4L, 4S	1L, 1S	4L, 4S

Cell INV Summary (Clean)

CELL COMPARISON RESULTS < TOP LEVEL >

\*\*\*\*\*  
# CORRECT #  
\*\*\*\*\*

LAYOUT CELL NAME: INV  
SOURCE CELL NAME: INV

-----

INITIAL NUMBERS OF OBJECTS


	Layout	Source	Component Type
Ports:	4	4	
Nets:	4	4	
Instances:	1	1	MN (4 pins)
	1	1	MP (4 pins)
Total Inst:	2	2	

NUMBERS OF OBJECTS AFTER TRANSFORMATION






# Step 9 Run PEX







# Step 9-1

step1




step2




step3

step4




step5





# Step 9-2





# Step 9-4

**step6**

**step9**

**step7**

**step10**

Calibre Interactive - PEX v2021.3\_35.19

File Transcript Setup Help

Rules

Inputs

**Outputs**

Run Control

Transcript

Run PEX

Start RVE

Extraction Mode: xRC Accuracy 200

Extraction Type: Transistor Level **R + C + CC** No Inductance

Netlist Nets Reports SVDB

Format: **HSPICE** Use Names From: **LAYOUT**

File: **INV\_pex.cir** ... View

☒ View netlist after PEX finishes

**Overwrite file?**

Overwrite Layout file Inv.calibre.db?  
File Size: 16384 bytes  
Modified: Oct 07 2024, 05:43:35 EDT

☐ Don't show this dialog again

**Overwrite** Don't Overwrite Cancel





# Step 9-5

## ◆ PEX done

Calibre Interactive - PEX v2021.3\_35.19

File Transcript Setup

Rules

Inputs

Outputs

Run Control

Transcript

Run PEX

Start RVE

pdb file name = svdb/INV.pdb

root cell name = INV

total nets = 4

top-level nets = 4

non-top-level nets = 0

degenerate nets = 0

merged nets = 0

error nets = 0

=====

CALIBRE xRC WARNING / ERROR Summary

-----

xRC Warnings = 9

xRC Errors = 0

-----

--- CALIBRE xRC::FORMATTER COMPLETED - Fri Sep 22 00:11:40 2023

--- TOTAL CPU TIME = 0 REAL TIME = 0 LVHEAP = 3/5/69 MALLOC = 47/47.

44 Warnings

Please enable "throughput-performance" profile for best performance

Please increase max process limit (4096) to system limit (511654)

Please increase descriptors limit for best performance (4096)

PEX FDB is obsolete. Please remove from your ruledeck.

PEX BACKANNOTATION is obsolete. Please remove from your ruledeck.

PEX BACKANNOTATION is obsolete. Please remove from your ruledeck.

PEX Netlist File - INV\_pex.cir

File Edit Options Windows

\* File: INV\_pex.cir

\* Created: Fri Sep 22 00:11:40 2023

\* Program "Calibre xRC"

\* Version "v2021.3\_35.19"

\*

\*.include "INV\_pex.cir.pex"

\*.subckt INV IN VDD VSS OUT

\*

\* OUT OUT

\* VSS VSS

\* VDD VDD

\* IN IN

M0 N\_OUT\_M0\_d N\_IN\_M0\_g N\_VSS\_M0\_s N\_VSS\_M0\_b N\_18 L=1.8e-07 W=6e-07 AD=4.86e-13

+ AS=4.86e-13 PD=2.22e-06 PS=2.22e-06

M1 N\_OUT\_M1\_d N\_IN\_M1\_g N\_VDD\_M1\_s N\_VDD\_M1\_b P\_18 L=1.8e-07 W=1.8e-06

+ AD=1.458e-12 AS=1.458e-12 PD=3.42e-06 PS=3.42e-06

\*.include "INV\_pex.cir.INV.pxi"

\*.ends

\*

\*

Name

..

svdb

layout

pipo\_xout\_info

PTPO LOG INV

INV\_pex.cir.pex

INV\_pex.cir.INV.pxi

INV\_pex.cir

It will generate three files under /INV







# PEX Files

- ◆ Netlist(.cir, .sp, ...)

- ◆ .pex

- The metal routing traces corresponding to each node are extracted as a subcircuit, which contains the parasitic RC of these routing traces

- ◆ .pix

- Call the subcircuit in .pex as an instance. This instance connects all the devices on the node.





# Step 10 Run Post-sim

- ◆ You can copy the three files into directory **post\_sim** to run post-layout simulation

```
[ta112521030@linuxcad30 layout]$ cd ../spice/post_sim/hw2
```

```
[ta112521030@linuxcad30 hw2]$ cp ../../../../layout/hw2/INV/INV_pex.cir.pex INV_pex.cir.pex  
[ta112521030@linuxcad30 hw2]$ cp ../../../../layout/hw2/INV/INV_pex.cir.INV.pxi INV_pex.cir.INV.pxi  
[ta112521030@linuxcad30 hw2]$ cp ../../../../layout/hw2/INV/INV_pex.cir INV_pex.cir
```





# Step 10-1

◆ Make sure your post-sim testbench include the netlist generated by PEX

```
File Edit Search View Format
INV_pex.cir
1 * File: INV_pex.cir
2 * Created: Fri Sep 22 00:11:40
3 * Program "Calibre xRC"
4 * Version "v2021.3_35.19"
5 *
6 include "INV_pex.cir.pex"
7 .subckt INV IN VDD VSS OUT
8 *
9 * OUT OUT
10 * VSS VSS
11 * VDD VDD
12 * IN IN
13 M0 N_OUT_M0_d N_IN_M0_g N_VSS_M0
14 + AS=4.86e-13 PD=2.22e-06 PS=2.2
15 M1 N_OUT_M1_d N_IN_M1_g N_VDD_M1
16 + AD=1.458e-12 AS=1.458e-12 PD=3
17 *
18 .include "INV_pex.cir.INV.pxi"
19 *
20 .ends
21 *
22 *
23
```

INV\_pex.cir

```
File Edit Search View Format Encod
INV_pex.cir tb_INV_pex.sp
1 .protect
2 .lib '../cic018.l' TT
3 .unprotect
4
5 .option post
6 +accurate=1
7 +ingold=2
8 +runlvl=6
9 .param SupplyV = 1.8v
10
11 .include 'INV_pex.cir'
12
13 XINV in VDD VSS out INV
14
15
16
17
18
19
20
21
22
23
24
25
26 .end
```


Testbench.sp





# Step 10-2


- ◆ Open waveview and open both pre-sim waveform and post-sim waveform





# Step 10-3

◆ There will be some differences between two waveforms





**Andy, Yu-Guang Chen**  
**Assistant Professor, Department of EE, NCU**  
**Email: [andygchen@ee.ncu.edu.tw](mailto:andygchen@ee.ncu.edu.tw)**  
**FB: Yu-Guang Chen**  
**IG: ncu.eda.andy**  
**Google hangout: andyron751986**

