

CS3120



Introduction of Integrated Circuit Design



Introduction to Virtuoso

Andy, Yu-Guang Chen

Associate Professor, Department of EE, National Central University


Adjunct Assistant Professor, Department of CS, National Tsing Hua University

andyygchen@ee.ncu.edu.tw





Introduction









Outline

Just do it once

- ◆ Step 1 Download Files
- ◆ Step 2 Files Setting
- ◆ Step 3 Source
- ◆ Step 4 Complete Pre-layout Simulation
- ◆ Step 5 Construct New Library in Virtuoso
- ◆ Step 6 Construct New Cell View
- ◆ Step 7 Run DRC
- ◆ Step 8 Run LVS
- ◆ Step 9 Run PEX
- Step 10 Run Post-layout Simulation





Step 1 Download Files

- 1. Download spice layout.tar from eecalss
- 2. Upload to your home directory
- 3. Unzip the file: tar xvf spice_layout.tar

```
spice/
spice/pre sim/
spice/pre sim/cic018.l
spice/pre sim/hw3/
spice/pre sim/hw2/
spice/pre sim/final project/
spice/post sim/
spice/post sim/cic018.l
spice/post sim/hw3/
spice/post sim/hw2/
spice/post sim/final project/
layout/
lavout/calibre/
layout/calibre/Rule.lvs
layout/calibre/Rule 08KA.rc
layout/calibre/Rule 20KA.rc
layout/calibre/Rule.rce
layout/calibre/rule.drc
layout/.cdsinit
layout/display.drf
layout/cic18.tf
```







Directory and files

```
spice/
spice/pre sum/
spice/pre sim/cic018.l
spice/pre sim/hw3/
spice/pre sim/hw2/
spice/pre_sim/final_project/
spice/post sum/
spice/post sim/cic018.l
spice/post sim/hw3/
spice/post sim/hw2/
spice/post sim/final project/
layout/
layout/calibre/
layout/calibre/Rule.lvs
layout/calibre/Rule 08KA.rc
layout/calibre/Rule 20KA.rc
layout/calibre/Rule.rce
layout/calibre/rule.drc
layout/.cdsinit
layout/display.drf
```

- cic018.l: spice simulation process file
- ./cdsinit: virtuoso initialize file
- display.trf: layout display reference file
- cic18.tf: layout used process file
- rule.drc: DRC rule file
- Rule.lvs: LVS rule file
- Rule.rce: PEX rule file
- Rule_08KA.rc and Rule_20KA.rc:
 RC information for different metal thickness condition

lavout/cic18.tf





Step2 Files Setting


- 1. Open /layout/calibre/Rule.rce
- Copy the file path of Rule_20KA.rc and Rule 08KA.rc
- 3. Find Rule_20KA.rc and Rule_08KA.rc in Rule.rce, and change it to the copied file path








Step2 Files Setting









Step2 back up

tar cvf spice_layout_backup.tar spice layout

[tall2521030@linuxcad30 ~/HW2]\$ tar cvf spice_layout_backup.tar spice layout







Step 3 Source

- **◆**HSPICE
 - > source /usr/cad/synopsys/CIC/hspice.cshrc
- **♦** Waveview
 - > source /usr/cad/synopsys/CIC/customexplorer.cshrc
- **♦** Virtuoso
 - > source /usr/cad/cadence/CIC/ic.cshrc
 - > source /usr/cad/mentor/CIC/calibre.cshrc





Step 4 Complete Pre-layout Simulation



- Put your pre-sim files (inv.sp/hw2.sp/tb.sp...)in /spice/pre_sim/hw2
- Run pre-sim to check the correctness of your circuit







Step 5 Open Virtuoso

- 1. cd layout
- 2. icfb &

[ta112521030@linuxcad30 ~/HW2]\$ cd layout [ta112521030@linuxcad30 layout]\$ icfb & [1] 19494

```
COPYRIGHT @ 1992-2009 CADENCE DESIGN SYSTEMS INC. ALL RIGHTS RESERVED.
          0 1992-2009 UNIX SYSTEMS Laboratories INC.,
                         Reproduced with permission.
This Cadence Design Systems program and online documentation are
proprietary/confidential information and may be disclosed/used only
as authorized in a license agreement controlling such use and disclosure.
          RESTRICTED RIGHTS NOTICE (SHORT FORM)
Use/reproduction/disclosure is subject to restriction
set forth at FAR 1252.227-19 or its equivalent.
                       @(#)$CDS: icfb.exe version 5.1.0 11/22/2011 01:38 (cicln04) $
                        sub-version 5.10.41.500.6.151 (32-bit addresses)
Sub version:
Loading PRshare.cxt
Loading LVS.cxt
Loading layerProc.cxt
Loading ams.cxt
Loading acv.cxt
Loading auCore.cxt
Loading schView.cxt
Loading selectSv.cxt
Loading seismic.cxt
END OF SITE CUSTOMIZATION
Loading ./.cdsinit init file from the site init file.
   Calibre Skill Interface * (v2020.2_14.12) *
                   Copyright Mentor Graphics Corporation 2005
                               All Rights Reserved.
           THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
              WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION
                OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
```

Calibre opened successfully





Step 5-1 Construct New Library

Construct one library for each homework or project (ex: hw2, hw3, final_project)

```
X icfb - Log: /RAID/EDA Lab/112521030/CDS.log@A6000
 File Tools Options
                                                                                        Help
COPYR Conversion Tool Box.
                                   SIGN SYSTEMS INC. ALL RIGHTS RESERVED.
                                   MS Laboratories INC.,
     Library Manager...
                                   ed with permission.
This Library Path Editor...
                                   am and online documentation are
                                   ion and may be disclosed/used only
                                   ment controlling such use and disclosure.
     Verilog Integration
                                   CE (SHORT FORM)
Use/r
set f VHDL Tool Box...
                                   ubject to restriction
                                   its equivalent.
                                    icfb.exe version 5.1.0 11/22/2011 01:38 (cicln04) $
Progr Synopsys Integration...
                                   ion 5.10.41.500.6.151 (32-bit addresses)
Loadi Router
Loadi Constraint Manager...
Load i Mixed Signal Environment
Loadi Analog Environment
Loadi
Loadi VSEE
Loadi Technology File Manager...
END C Display Resource Manager...
Loadi CDF
                                    the site init file.
   CAMS
                                   2020.2_14.12) *
                                   tor Graphics Corporation 2005
     SKILL Development...
                                  II Rights Reserved.
            THIS WORK CONTHINS TRADE SECRET AND PROPRIETARY INFORMATION
               WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION
                 OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
mouse L:
```



2024/10/26






Step 5-2





step4

step5









Step 5-3



step7




step8




step9



Step 6-1 Construct New Cell View



step3



Cell name: enter cell name, ex: INV, NAND, buffer

View name: layout


Tool: Virtuoso







Step 6-2








Different in Display Level

♦ When using instances




Stop: 0 Stop: 1







Step 7 Run DRC










Step 7-1




X Load Runset File	×
Runset File Path	
Recent Runsets	
X Load Runset File	×
Runset File Path	
/RAID/EDA_Lab/112521030/VLSI_ta/layout/calibre/rule.drc	
Recent Runsets	
step5	
OK Cancel	





Step 7-2










Step 7-3


◆No DRC results generated → DRC done







Step 8 Run LVS










Step 8-1




X Load Runset File	×
Runset File Path	
Recent Runsets	
X Load Runset File	×
A Load Runset File	^
David of Etta Data	
Runset File Path	/Rule.lvs
	/Rule.lvs
RAID/EDA_Lab/112521030/VLSI_ta/layout/calibre	/Rule.lvs
RAID/EDA_Lab/112521030/VLSI_ta/layout/calibre	/Rule.lvs





Step 8-2

step5



2024/10/26





Step 8-2 Pre-sim HSPICE File


No other instances in circuit EX: inv.sp	Add other instances in circuit EX: Supper_buffer.sp
.subckt INV out in # NMOS PMOS description .ends INV	.subckt Supper_buffer out in XINV out1 in INV # NMOS PMOS description .ends Supper_buffer
	.subckt INV out in # NMOS PMOS description .ends INV







Step 8-3










Step 8-4

◆LVS correct → LVS done











Step 9 Run PEX












X Load Runset File	×
Runset File Path	
Recent Runsets	
X Load Runset File	×
Runset File Path	
Recent Runsets	pre/Rule.rce
	pre/Rule.rce























◆PEX done





It will generate three files under /INV





PEX Files

- ◆ Netlist(.cir, .sp, ...)
- ◆.pex
 - The metal routing traces corresponding to each node are extracted as a subcircuit, which contains the parasitic RC of these routing traces
- ◆.pix
 - ➤ Call the subcircuit in .pex as an instance. This instance connects all the devices on the node.







Step 10 Run Post-sim

◆You can copy the three files into directory post_sim to run post-layout simulation

```
[ta112521030@linuxcad30 layout]$ cd ../spice/post_sim/hw2
```

```
[ta112521030@linuxcad30 hw2]$ cp ../../../layout/hw2/INV/INV_pex.cir.pex INV_pex.cir.pex
[ta112521030@linuxcad30 hw2]$ cp ../../../layout/hw2/INV/INV_pex.cir.INV.pxi INV_pex.cir.INV.pxi
[ta112521030@linuxcad30 hw2]$ cp ../../../layout/hw2/INV/INV_pex.cir INV_pex.cir
```








Step 10-1

Make sure your post-sim testbench include the netlist generated by PEX

```
MobaTextEditor
      Edit
             Search
                      View
                             Format
     INV_pex.cir
1 * File: INV pex.cir
2 * Created: Fri Sep 22 00:11:40 2
3 * Program "Calibre xRC"
4 * Version "v2021.3 35.19"
   include "TNV nev cir nev"
  .subckt INV IN VDD VSS OUT
9 * OUT OUT
10 * VSS VSS
11 * VDD VDD
12 * IN IN
13 M0 N_OUT_M0_d N_IN_M0_g N_VSS_M(
14 + AS=4.86e-13 PD=2.22e-06 PS=2.2
15 M1 N_OUT_M1_d N_IN_M1_g N_VDD_M'
16 + AD=1.458e-12 AS=1.458e-12 PD=3
18 .include "INV_pex.cir.INV.pxi"
20 .ends
21 *
22 *
23
```






Testbench.sp





Step 10-2

Open waveview and open both pre-sim waveform and post-sim waveform










Step 10-3

◆There will be some differences between two waveforms













Andy, Yu-Guang Chen
Assistant Professor, Department of EE, NCU

Email: andyygchen@ee.ncu.edu.tw

FB: Yu-Guang Chen

IG: ncu.eda.andy

Google hangout: andyron751986

