



CS3120

# Introduction of Integrated Circuit Design



## Virtuoso Layout Tutorial

Andy, Yu-Guang Chen

Associate Professor, Department of EE, National Central University

Adjunct Assistant Professor, Department of CS, National Tsing Hua University

[andy ygchen@ee.ncu.edu.tw](mailto:andy ygchen@ee.ncu.edu.tw)





# Outline

- ◆ Virtuoso
- ◆ User Interface
- ◆ Shortcut Key
- ◆ Inverter
- ◆ Design Rule Check
- ◆ Layout Versus Schematic
- ◆ Reference





# Outline

- ◆ **Virtuoso**
- ◆ User Interface
- ◆ Shortcut Key
- ◆ Inverter
- ◆ Design Rule Check
- ◆ Layout Versus Schematic
- ◆ Reference





# Virtuoso

- ◆ The full custom IC layout suite of the Cadence Virtuoso Studio
- ◆ The Virtuoso Layout Suite supports custom analog, digital, RF, and mixed-signal designs at the device, cell, block, and chip levels
- ◆ The Virtuoso Layout Suite enables the creation of differentiated custom silicon that is both fast and silicon accurate





# Outline


- ◆ Virtuoso
- ◆ **User Interface**
- ◆ Shortcut Key
- ◆ Inverter
- ◆ Design Rule Check
- ◆ Layout Versus Schematic
- ◆ Reference





# User interface


- ◆ Toolbar: Use the tool and start simulation
- ◆ Command: Show the current status
- ◆ Display resource: Change used resource





# User interface

- ◆ You can use tools and check shortcut keys in the toolbar





# User interface

Sort Edit Help

Tools Design Window Create Edit Verify Connectivity Options Routing Migrate Calibre

Help

inv

Show Objects

Inst Pin

AV NV AS NS

DIFF drw

NW drw

DNW drw

PWBLK drw

PIMP drw

NIMP drw

VTPL drw

VTFHL drw

VTNL drw

VTHI drw

VTNHL drw

SAB drw

OD2 drw

HRP drw

CONT drw

MWR drw

PD1 drw

VARACT drw

ME1 drw

VIA1 drw

ME2 drw

VIA2 drw

ME3 drw

VIA3 drw

ME4 drw

VIA4 drw

ME5 drw

VIA5 drw

Save

Fit edit (shortcut key: f)

Zoom in (shortcut key: ctrl + z)

Zoom out (shortcut key: shift + z)

Stretch (shortcut key: s)

Copy (shortcut key: c)

Move (shortcut key: m)

Delete (shortcut key: Delete)

Undo (shortcut key: u)

Property (shortcut key: q)

Instance (shortcut key: i)

Wire (shortcut key: w)

Polygon

Label (shortcut key: l)

Rectangle (shortcut key: r)

Ruler (shortcut key: k)

mouse L: mouseSingleSelectPt M: hiMousePopUp() R: hiZoomIn()





# Outline


- ◆ Virtuoso
- ◆ User Interface
- ◆ **Shortcut Key**
- ◆ Inverter
- ◆ Design Rule Check
- ◆ Layout Versus Schematic
- ◆ Reference





# Shortcut Key

- ◆ Take “Rectangle” mode for example
- ◆ Tap the shortcut key “r” on the keyboard
- ◆ Check the status from “Cmd”



- ◆ Tap “Esc” on the keyboard to exit the mode





# Shortcut Key

- ◆ K(and Shift +K) → add rules to measure distance ( delete all the rules)
- ◆ e → options
- ◆ r → add a rectangle
- ◆ p → add a path
- ◆ l → add a label
- ◆ c → copy selected cell
- ◆ m → move selected cell
- ◆ q → edit properties
- ◆ Shift+o → rotate the cell
- ◆ u → undo
- ◆ f → fit to window
- ◆ Ctrl +Z or Shift +Z (also mouse wheel) → zoom in/out
- ◆ z → Zoom in to your selected area
- ◆ Ctrl+F or Shift+F → switch between visible and invisible instance layouts





# Outline



- ◆ Virtuoso
- ◆ User Interface
- ◆ Shortcut Key
- ◆ **Inverter**
- ◆ Design Rule Check
- ◆ Layout Versus Schematic
- ◆ Reference





# Inverter

◆.subckt inv in out vdd vss






# Inverter

NMOS



PMOS







# Inverter

## ◆ PMOS






# p-substrate








# n-well (NW)



1



2




2


7



# P+ (PIMP)



1



2024/10/26


Andy Yu-Kuang Chen

R: geScroll(nil "w" nil)


18



# N+ (NIMP)




1






# Active (DIFF)





1







# Poly (PO1)






# Inverter

## ◆ NMOS






# N+ (NIMP)



1




2






# P+ (PIMP)



1




2








# Active (DIFF)





1





# Poly (PO1)





2024/10/26



# Inverter

◆ Connect PMOS and NMOS to inputs





# Poly (PO1)

**2**

**1**

**3**



Press the shortcut key "Q" to change the length of poly

The screenshot shows the Virtuoso Layout Editor interface. On the left, the 'Show Objects' list contains various layers, with 'PO1' circled in red and labeled with a large red '2'. The main workspace displays a circuit layout with several orange hatched rectangles and a blue polygon labeled 'PO1' with a red '1' next to it. A red '3' points to the 'Edit Rectangle Properties@ic51' dialog box, which is open and shows the 'Layer' set to 'PO1' and dimensions: Left: -0.09, Right: 0.09, Bottom: -2.71, Top: 2. A red text box with the instruction 'Press the shortcut key "Q" to change the length of poly' is overlaid on the dialog. At the bottom of the screen, a status bar shows 'mouse L: mouseSingleSelectPt', 'M: 1eHiMousePopUp()', and 'R: hiZoomIn()'.





# Contact (CONT)





Size of contact must be  $0.23\mu\text{m} \times 0.23\mu\text{m}$





# Metal1 (ME1)






# Label

1. Create label

2. Place the label on the metal 1




The center of label must be on the metal





# Label








# Inverter

## ◆ Overall layout





# Outline

- ◆ Virtuoso
- ◆ User Interface
- ◆ Shortcut Key
- ◆ Inverter
- ◆ **Design Rule Check**
- ◆ Layout Versus Schematic
- ◆ Reference





# Design Rule Check



- ◆ Design Rule Check (DRC)
- ◆ Make sure no resource violate the design rule
- ◆ Examples of DRC error
  - The space of two resource
  - Minimum metal overlap
  - Minimum area of resource





# DRC error

## ◆ The space of two resource







# DRC error

## ◆ Minimum metal overlap



### ➤ Miss metal1





# DRC error

## ◆ Minimum area of resource





# Outline

- ◆ Virtuoso
- ◆ User Interface
- ◆ Shortcut Key
- ◆ Inverter
- ◆ Design Rule Check
- ◆ **Layout Versus Schematic**
- ◆ Reference





# Layout Versus Schematic

- ◆ Layout Versus Schematic (LVS)
- ◆ Compare the layout with the schematic file
- ◆ Check the functionality and pins of layout
- ◆ Examples of LVS errors
  - Different pin name
  - Missing port
  - Size difference








# Layout Versus Schematic

## ◆ Different pin name



**Reports**

- Extraction Report
- LVS Report

**Rules**

- Rules File

**View**

- Info
- Finder
- Schematics

**Setup**

- Options

Cell inv Summary (Clean)

Ports:	4	4	0	0
Nets:	4	4	0	0
Instances:	1	1	0	0
Total Inst:	1	1	0	0

o Layout Names That Are Missing In The Source:

Ports:	I
Nets:	I

o Initial Correspondence Points:



Ports:	VDD VSS OUT
--------	-------------





# Layout Versus Schematic

## ◆ Missing port





# Layout Versus Schematic

## ◆ Size difference

Calibre - RVE v2021.3\_35.19 : svdb inv

File View Highlight Tools Window Setup Help

Search

Navigator

Comparison Results

Layout Cell / Type	Source Cell	Count	Nets	Instances	Ports
inv	inv	1	4L, 4S	1L, 1S	4L, 4S
Discrepancies		1			
Property Errors		1			

Cell inv (1 Discrepancy)

LAYOUT_NAME	SOURCE_NAME
M1(19,110,0,000) MP(P_18) w: 1 u	MP(P_18) w: 1.5 u

Edit Rectangle Properties@ic55

OK Cancel Apply Next Previous

Attribute Connectivity Parameter Property ROD DFM

Layer DIFF dg

Left 18.2

Right 20.2

Bottom 0

Top 1





# Outline

- ◆ Virtuoso
- ◆ User Interface
- ◆ Shortcut Key
- ◆ Inverter
- ◆ Design Rule Check
- ◆ Layout Versus Schematic
- ◆ **Reference**





# Reference

[1] Virtuoso layout suite datasheet. Available:

[https://www.cadence.com/en\\_US/home/resources/datasheets/virtuoso-layout-suite-ds.html](https://www.cadence.com/en_US/home/resources/datasheets/virtuoso-layout-suite-ds.html)

[2] Cadence ICFB Hot Keys. Available:

<https://inst.eecs.berkeley.edu/~ee247b/sp19/homework/CadenceHotkeys.pdf>

