



Outline



- ◆Introduction & Background
- ◆FRO PUF Architecture
- ◆ Verilog Implementation Details
- **◆**Testing & Simulation
- ◆ Evaluation & Analysis
- ◆Bonus (Extra Challenges)
- ◆Grading and Requirement



2025/3/25

Andy Yu-Guang Chen



Outline



- ◆Introduction & Background
- ◆ FRO PUF Architecture
- ◆ Verilog Implementation Details
- **◆**Testing & Simulation
- Evaluation & Analysis
- ◆Bonus (Extra Challenges)
- Grading and Requirement



2025/3/25

Andy Yu-Guang Chen

-



What is a PUF



- ◆ Physical Unclonable Functions (PUFs)
 - ➤ Generates a unique device fingerprint based on the uncontrollable process variations
 - Highly resistant to duplication and unauthorized modifications
 - > Applications of PUF
 - Device Authentication
 - Cryptographic Key Generation & Storage
 - Secure Communications & Encryption



2025/3/25

Andy Yu-Guang Chen



CRP PUF



- ◆ Physical Unclonable Functions (PUFs)
 - ➤ In Challenge-Response Pair(CRP) protocols: R=f(C)
 - > 3 fundamental properties
 - Uniqueness
 - Reliability
 - Randomness
 - ➤ Strong PUF (e.g., Arbiter PUF 、 Ring Oscillator PUF)



2025/3/25

Andy Yu-Guang Chen


5



Ring Oscillator PUF



- ◆ Numerous ring oscillators (ROs) and takes into account their relative frequencies
- ◆ Each RO has slightly different oscillation frequencies because of random variations








2025/3/25


Andy Yu-Guang Chen













































Buffer



- ◆ Stores each bit from each race and outputs an 8-bit response
 - ➤ Buffer reset logic is for Arbiter and Counter
 - When system reset, buf_rst = 1
 - When Arbiter output valid signal, buf_rst = 1
 - Otherwise it remains 0.
 - > Ready logic sets 1 when output signal is valid



2025/3/25

Andy Yu-Guang Chen

23



Outline





- ◆Introduction & Background
- ◆ FRO PUF Architecture
- ◆ Verilog Implementation Details
- **◆**Testing & Simulation
- ◆Evaluation & Analysis
- ◆Bonus (Extra Challenges)
- Grading and Requirement



2025/3/25

Andy Yu-Guang Chen







Counter.v





- WIDTH will be passed to determine the maximum of counter
- ◆Out sets 1 when reaches its maximum value
- ◆The counter increments on each clock cycle when in is 1 and out is 0
- ◆The counter stops incrementing when it reaches its maximum value or is reset




2025/3/25

Andy Yu-Guang Chen









Simulation Platform



- **♦**NC-Verilog
 - > Cadence tool
 - ➤ Supports System-Verilog & Verilog file simulation
 - Generates .fsdb as waveform file
- **◆**CustomExplorer
 - > Synopsys tool
 - ➤ Open .fsdb to visualize the waveform



2025/3/25

Andy Yu-Guang Chen

3



Makefile




- ◆Simulation (make sim file=<testbench>)
 - It will use all .v files that do not contain the "tb" keyword in their filenames
 - You need to manually enter the full name of the testbench file
 - Your testbench file must include "tb" in its filename; otherwise, the Makefile will detect other testbench files
 - ➤ Your testbench must contain the following lines:
 - \$fsdbDumpfile("<FileName>.fsdb");
 - \$fsdbDumpvars(0, <ModuleName>);


to generate the .fsdb file



2025/3/25

Andy Yu-Guang Chen







Uniformity (UF)



- ◆ How evenly distributed the 1s and 0s are in the PUF response bits, 50% is the best
 - $\triangleright Uniformity_i = \frac{1}{n} \sum_{j=1}^n (u_{i,j}) \times 100\%$
 - \triangleright E.g., 10110101= $\frac{5}{8}$ = 62.5%
- ◆You need to calculate your own simulated data with your testbenchs



2025/3/25

Andy Yu-Guang Chen

35



Uniqueness (UQ)




- ◆The difference of a PUF's responses to the same challenge (C) when implemented on several PUF chips, 50% is the best
 - $> Uniqueness = \frac{2}{k(k-1)} \sum_{i=1}^{k-1} \sum_{j=i+1}^{k} {HD(S_i, S_j) \choose n} \times 100\%$
 - ➤ E.g., S1=10101100, S2=11001110, S3=11100100, HD(S1,S2) = 3, HD(S1,S3) = 2, HD(S2,S3) = 3...
 - $ightharpoonup UQ = rac{2}{3(3-1)} rac{3+2+3}{8} = 33\%$
- You need to calculate your own simulated data with your testbenchs


2025/3/25


Andy Yu-Guang Chen






















Andy Yu-Guang Chen

