Hw2

組員:王煒翔 111061642 薛仲勛 111061622


1. Write the RTL code in Verilog or VHDL that takes in two 8-bit positive integers, A[7:0] and B[7:0], and produces its quotient Q[7:0] and remainder R[7:0].

Verilog code 如附件。


此次是使用硬體最佳化除法,將餘數和商放在同個暫存器中,首先開出一個 16bits的暫存器,將被除數放入[0:7],接著向前進一位,並將[8:15]減去除數並 檢查是否為正 i.e (MSB是否為0)。

如果為負,就把原本還沒減過的16bits暫存器往右移1個bit。如果為正,則暫存器往右移1個bit並且加1。


最後暫存器中[0:7]為商,暫存器[8:15]要往左移1個bit才是餘數。 以下是flow chart以及一個4bits的小範例



2. Verify the correctness of your RTL code by a testbench. You should try it out by at least 3 pairs of input numbers.



Testbench 測試資料為(127、92)(0、78)(64、8)(127、127)(1、7)。 由模擬可得知,5個測資均為正確,並且沒有 time violation



3. Use asynthesis script to convert your RTL code into a gate-level netlist.Report the final gate count, the maximum operating speed(in MHz) and the estimated power dissipation in (mW) using *Design Compiler*.

Netlist檔如附件。

```
Information: Updating design information... (UID-85)
Library(s) Used:

slow (File: /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/synopsys/slow.db)

Number of ports:
93
Number of nets:
424
Number of cells:
352
Number of combinational cells:
56
Number of sequential cells:
56
Number of macros/black boxes:
0
Number of buf/inv:
78
Number of references:
57

Combinational area:
1152.244832
Buf/Inv area:
173.577605
Noncombinational area:
915.163191
Macro/Black Box area:
0.000000
Net Interconnect area: undefined (No wire load specified)

Total cell area:
2067.408023
Total area: undefined
1
```

```
Global Operating Voltage = 0.9
Power-specific unit information :
   Voltage Units = 1V
   Capacitance Units = 1.000000pf
   Time Units = 1ns
   Dynamic Power Units = 1mW
                         (derived from V,C,T units)
   Leakage Power Units = 1pW
 Cell Internal Power = 937.4755 uW
Net Switching Power = 62.5234 uW
Total Dynamic Power = 1.0000 mW (100%)
Cell Leakage Power = 7.2373 uW
             Internal
                           Switching
                                            Leakage
                                                           Power ( % ) Attrs
Power Group
             Power
                                            Power
               0.0000
io_pad
                              0.0000
                                                                     0.00%)
                                            0.0000
                                                           0.0000 (
                          0.0000
0.0000
0.0000
1.1256e-02
0.0000
5.1267e-02
                                                                     0.00%)
               0.0000
                                            0.0000
                                                           0.0000
memory
                                           0.0000
black_box
               0.0000
                                                                     0.00%)
                                                           0.0000
0.0000
0.8752
0.0000
combinational 6.2309e-02
------
                                                           0.0000
                                                                     0.00%)
                                         3.0287e+06
                                                           0.8895
                                                                    88.31%)
                                           0.0000
                                                           0.0000
                                                                     0.00%)
                                         4.2087e+06
                                                           0.1178 ( 11.69%)
                           6.2523e-02 mW
                                         7.2373e+06 pW
                                                            1.0072 mW
 Startpoint: curr_state_reg_1_
                (rising edge-triggered flip-flop clocked by clk)
 Endpoint: remc_reg_8_
             (rising edge-triggered flip-flop clocked by clk)
 Path Group: clk
 Path Type: max
 Point
                                                   Incr
                                                                Path
 clock clk (rise edge)
                                                   0.00
                                                                0.00
 clock network delay (ideal)
                                                  0.00
                                                                0.00
 curr_state_reg_1_/CK (DFFHQX4)
                                                  0.00
                                                                0.00 r
 curr_state_reg_1_/Q (DFFHQX4)
                                                  0.11
                                                                0.11 f
                                                                0.17 r
                                                   0.06
 U222/Y (NOR2X2)
 U374/Y (NOR2X2)
                                                   0.03
                                                                0.20 f
 U236/Y (OR2X4)
                                                   0.06
                                                                0.26 f
 U262/Y (OR2X2)
                                                   0.09
                                                                0.35 f
 U239/Y (OR3X4)
                                                   0.11
                                                                0.47 f
 U220/Y (CLKINVX8)
                                                   0.04
                                                                0.51 r
 remc reg 8 /E (EDFFTRX1)
                                                   0.00
                                                                0.51 r
 data arrival time
                                                                0.51
                                                   0.91
 clock clk (rise edge)
                                                                0.91
 clock network delay (ideal)
                                                  0.00
                                                                0.91
 remc_reg_8_/CK (EDFFTRX1)
                                                  0.00
                                                                0.91 r
 library setup time
                                                  -0.40
                                                                0.51
                                                                0.51
 data required time
 data required time
                                                                0.51
 data arrival time
                                                               -0.51
 slack (MET)
                                                                0.00
```

```
gate count 2607.4/2.8224=923.82
```

maximum operating speed 1/0.91=1.1GHz

estimated power dissipation 1.0072mW

4. Add the scan chain into your gate-level netlist obtained by part(c), report the resulting gate count, the maximum operating speed (in MHz) of your circuit. Compare to the non-scan version, and report the area overhead percentage and performance penalty due to scan chain insertion.

| Startpoint: curr_state_reg_1_ | | |
|--|--|--|
| Point | Incr | Path |
| clock clk (rise edge) clock network delay (ideal) curr_state_reg_1_/CK (SDFFHQX4) curr_state_reg_1_/Q (SDFFHQX4) U53/Y (NOR2XL) U379/Y (OR2X2) U384/Y (OAI2BB1X4) U12/Y (NAND2BX4) U266/Y (OR2XL) U297/Y (INVX2) U325/Y (AOI22XL) U59/Y (OAI2B1X1) rem_reg_1_/D (SDFFHQX8) data arrival time | 0.00 0.00 0.12 0.09 0.09 0.04 0.15 0.06 | 0.00 0.00 0.00 r 0.12 f 0.20 r 0.29 r 0.38 r 0.42 f 0.57 f 0.63 r 0.73 f 0.73 f 0.79 r 0.79 r |
| uata ai i ivai time | | 0.79 |
| <pre>clock clk (rise edge) clock network delay (ideal) rem_reg_1_/CK (SDFFHQX8) library setup time data required time</pre> | 0.91 0.00 0.00 -0.12 | 0.91 0.91 0.91 r 0.79 0.79 |
| data required time data arrival time | | 0.79 -0.79 |
| slack (MET) | | 0.00 |

area overhead percentage 2607.4/2460.4=106.08%

maximum operating speed 1/0.91=1.1GHz

estimated power dissipation 1.3328mW

performance penalty

有沒有加scan chain的CLK period都相同,所以無performance penalty 可發現加了scan chain之後power跟area,不過疑惑的是timing沒有增加 所以沒有performance penalty

值得注意的是,asynchronous reset是不能加上scain chain的,必須要synchronous reset,這點非常疑惑

5. Run ATPG using a commercial tool available and report the fault coverage.

| Uncollapsed Stuck Fault | Summary Re | port |
|--|----------------------------|--------------------------|
| fault class | code | #faults |
| Detected Possibly detected Undetectable ATPG untestable Not detected | DT PT UD AU ND | 2621 0 9 0 0 |
| total faults test coverage | | 2630 100.00% |

組員分工:

111061642王煒翔:理解演算法、寫RTL、testbench、尋找最高速度、debug、撰寫一部分的報告 (50%)

111061622薛仲勛:理解演算法、跑後續DFT的流程、撰寫一部分的報告 (50%)