{"payload":{"header_redesign_enabled":false,"results":[{"id":"261649749","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"weixr18/SingleCycleCPU","hl_trunc_description":"A MIPS 32-bit single cycle CPU","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":261649749,"name":"SingleCycleCPU","owner_id":47271979,"owner_login":"weixr18","updated_at":"2020-05-23T05:41:00.326Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":100,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aweixr18%252FSingleCycleCPU%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/weixr18/SingleCycleCPU/star":{"post":"uod3_jvekCc9QQrVLxAWWDsw_ogpozPkKLWTrb0XeP3LWm5jD8MrHvyfjAGh5ZiIiO298jJOZMCc_AuwL9ZoCA"},"/weixr18/SingleCycleCPU/unstar":{"post":"V9kwZ44DyKNwljqsjFyX0rliAD-qmnhHiaE4XCfJiD6CtiC7hkWDwbqWOBhsX5_7GZYFE9N7yh563_YtYdt19A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"PMByamu0UNK7gPv1XL7qUiSTq-3yZhaXUPzVkhbLzVUn7YZ52ovyHsaGysALE8KxDG-0aUxIhjDXjdjPFFgyLg"}}},"title":"Repository search results"}