CS 180 Quiz #6 DigiPen Institute of Technology

Name GCH WEJ ZHE

November 30, 2020

Complete all questions. Total marks is 32.

- 1. Which of the following are 2 disadvantages of contiguous memory allocation? (Circle 2 answers only) [2 marks]
 - (a) External fragmentation
 - (b) Internal fragmentation

(1)


- (c) Can allocate memory only when a free chunk of contiguous memory block of large enough size exists
- / (d) Memory access slower than paging
 - (e) A more complex MMU design compared to paging
- 2. Write down 2 disadvantages of paging scheme for memory management. (2 marks, 1 for each correct answer)

slaw and expansive. mensy

Internal fragmentation, need extra space for paging table (PTE)

Answer:


- 3. Which of the following statement regarding to virtual memory management is false? [1 mark]
 - (a) Frame is the fixed-size basic unit of physical memory allocation and page is the fixed-size logical unit of process address space
 - (b) A page fits in a frame but any page can be put in any frame
 - (c) Reference bit is used to indicate if a page has been accessed (recently) and dirty bit indicates if a page has been modified (relative to disk)
 - (d) Reference and dirty bits influence decision-making in page replacement policies
- (e) none of the above
- 4. Compare and contrast two approaches of paging and segmentation to memory management. Which of the following fails to identify the strengths and weaknesses of each? [1 mark]
 - (a) Paging separates physical organization from logical address space and uses fixedsize units called pages, which are stored in page frames. It requires page table to keep track of (possibly many) pages.
 - (b) Segmentation preserves user's structural view of logical address space and uses variable-size units called segments.
 - (c) Segmentation can go anywhere in memory and requires segment table to keep track of the (few) segments. It needs base and limit register for each segment.



- (e) none of the above
- 5. To avoid excessively large page tables, many virtual memory systems have multi-level page tables. For this problem, we would like to figure out the details of a 2-level paging system with the following characteristics:
 - Both virtual and real (physical) memory addresses are 32 bits each
 - Pages are 4096 bytes each 449 offer 12 44
 - Page table entries are 4 bytes each, containing the physical page frame number, plus additional control bits including the valid bit.
 - The top-level page table consists of a single 4096-byte page and has as many page table entries as will fit.

 Page directory

The page table structure and address translation can be diagrammed as follows (PPN, VPN1 and VPN2 are respectively frame number, Page Directory Number and page number in our lecture notes):



	(d) Number of bits in the VPN2 part of the virtual address [1 mark]	
0	Answer: 10	
	(e) Number of page table entries in each 2nd level page table [1 mark]	
2000	Answer: 1024 / 2 = 1024	
2000 900 Steelt 100	(f) Suppose that a process' virtual address space is structured, with program code at the "bottom" of the address space, program data (the heap) immediately following the code, and the stack at the "top". Suppose that the program code occupies 2,000 pages, the data occupies 1,000 pages, and the stack occupies 100 pages in the address space - the remainder of the address space is unused. How many frames will be occupied by the page table(s) for this process? [2 marks]	Poge Dicelory #
1000	2000 /1024 = 2 krel-2 page table (code) 1000 /1024 = 1 level-2 page table (Data) 1000 /1024 = 1 krel-2 page table (Stack) Answer: 250 Page Breetor → 1 krel-2 page table (Page Breetor) Total: 5 /	2nd level
cool 2000	Answer: 250 Page Breetox > 1 level - 2 page table (Page Breetox)	
6.	Consider the following diagram showing the logical and physical memory views of process P1. The diagram shows the starting address of each of the memory regions	101
	in the logical memory view - unallocated regions, text section, data section etc. For	0001 0000 0001
10 1	this question, we assume that the size of physical memory address is 4 bytes, which is the same as the size of logical address, and the page size is 4KB. 2nd level page tables	28264 2
1 moral cha	and the sum is abusical view	, 01
0001/0000 000	in 1-level paging. That is those page numbers are taken from the first 20 bits of the	00012
2"+ 28 = 257	logical address.	0001 0010
	(a) How many pages are within data section? Please answer in base 10. [1 mark]	2' + 2+
	Answer: 1024 20 64 Ox101 = 257,0	= 2+ 16=18
	(b) How many pages are within text section? Please answer in base 10. [1 mark]	
0	Answer: 0x12 = 18 10	
10	(c) Assuming it's 2-level paging, write down all the page directory numbers and page numbers that are present respectively. Please answer in hexadecimal. [4 marks]	
12	lagical view (1) PDN = 0x0 , PN = 0x10-0x21 ,0x200-0x3FF;	
0001/0010	(2) PDN = OXI, 0x200-0x2FF;	
	(3) PDN = 0x4, 0x0-0x100, but propert only	
2' +2+=18	(1) PDN = 0x0 , 0x200 ;	
	Answer: (2) PDN = 0×1 , 0×200 - $C \times 2FF$	
	(3) PDN = 0x4,0x0 3	

pata - 0x01000/000 text = 0x00010600 = 0x10=00/0000 = 0001 0000 0000 0000 stack + Hep = 0x00200000 = 0x200 = 0010 0000 0000 C Library = Oxao 600 0000 = 0x600 = 01/10 0000 000 0 (d) Assuming 2-level paging, how many page tables should OS maintain for P1 (text section, stack, heap, C library, data), excluding page directory? [3 marks P.D.N = 0 (tox segment, stack + heap) p.D.N = 1 (Clibrary) Total : 3 page table Answer: P.D.N =4 (data) (e) Assuming 2-level paging, if the frame numbers for P1 are shown in the diagram Pl is not in the test rection annung state as it is not what can you observe for the page replacement from the diagram? [1 mark Text segment is not running, its not procent in physical memoy. (sleep), use at. Answer: 0×200000 lact-2 P.D # and land page # 200 P.D.N page # Physical memory Logical memory of P1 0x00000000 0x00000000 0x00001000 pg dir of P1 Unallocated P.D.N 0x00010000 0x00010000 **Text Section** pg 0x200 of P1 =0 0x00022000 Unallocated 0x00200000 0x00800000 Stack + Heap PDN 21 0x00400000 C library Unallocated 0x00600000 0x0090d000 **CLibrary** 0x00700000 Unallocated 0x01000000 0x01000000 pg 0x1000 of P1 Data 0x01101000 Unallocated **OXFFFFFFF OxFFFFFFF** Figure 2: Logical and Physical Memory View of P1 7. In pure on-demand paging, a page replacement policy is used to manage system resources. Suppose that a newly-created process has 3 page frames allocated to it, and then generates the page references indicated below. Cx1000 (a) How many page faults would occur with FIFO page replacement? [3 marks] PDN = 4

4

0000 0000 ---

0001 0000

