
# Review Questions: Serial Protocols - UART

- 1. Explain what you understand by **half duplex** and **full duplex** serial communications.
  - In **half duplex** communication, both sender & receiver can be active but NOT at the same time. Only one party can send at any one time. E.g. I<sup>2</sup>C.
  - In **full-duplex** communication, both sender & receiver can be active at the same time. Both sender and receiver can send at the same time. E.g. SPI.
- 2. Explain how parity works during UART communications.
  - Parity is sent as an <u>extra</u> bit during UART communications.
     and used as a form of error detection.
  - Odd parity: data bits plus parity bit has odd number of 1's.
  - Even parity: data bits plus parity bit has even number of 1's.
  - See illustration in next slide ...



3. How many UARTs are implemented on the Tiva LaunchPad? Name them.

**EVEN parity**: parity bit inserted so that total '1's is EVEN.

- 8 possible UARTs on TM4C123G (UART0 to UART7).
- All UART pins are multiplexed with GPO pins.
- 4. What advantage(s) does a FIFO offer in UART communications?
  - FIFO reduces program (SW) overhead & response time requirements of the operating system to service the UART port hardware.
    - During transmit, SW is able to write to fill up the FIFO before or while the data is being transmitted.
    - During Receive, SW can allow received data to fill up FIFO before reading data.

- 5. What is the data width of the Transmit FIFO?
  - Data width = 8 bits.
- 6. Why is the data width of the Receive FIFO larger than that of the Transmit FIFO? What are the extra bits for?
  - During a Read, 8 Data bits & 4 Status bits are pushed to the Receive FIFO, giving a total of 12-bits.
  - The 4 additional bits reflect Error Status:
    - Break Error (**BE**), Framing Error (**FE**), Parity Error (**PE**), Overrun Error (**OE**).
- 7. At a system clock of 80 MHz, how can you program UART1 on the LaunchPad to provide a baud rate of 115,200 bits/s?

Assume Clock Division = 16 (HSE bit = '0').

Baud Rate Divider (BRD) = 
$$\frac{80,000,000}{16 \times 115,200}$$
 = 43.40278

Integer part = **DIVINT** = 43

Fractional part = **DIVFRAC** = int  $(0.40278 \times 64 + 0.5) = 26$ 

8. For the above implementation, what is the error rate?


Actual Baud Rate = 
$$\frac{80,000,000}{16 \times (43 + \frac{26}{64})} = 115,190.7847 \text{ bits/s}$$

Error Rate = 
$$\frac{|115,200 - 115,190.7847|}{115,200} \times 100\% = 0.008\%$$


- 9. Write a short program to initialize the relevant **GPIO pins** to function as the Transmit and Receive pins for UART1 on the LaunchPad.
  - UART1 Tx is mapped to either **PC5** (PMCx field = 2), or PB1 (PMCx field = 1).
  - UART2 Rx is mapped to either **PC4** (PMCx field = 2) or PB0 (PMCx field = 1).
  - For this Question, let's use Port C.

```
#define PC UART1 RX 4U // PC4
                         5U // PC5
#define PC UART1 TX
void Port Init( void )
   /* enable Ports C provide clocks */
   SYSCTL->RCGCGPIO |= SYSCTL RCGCGPIO R2;
   /* Wait for GPIOC to be ready */
   while ( 0 == (SYSCTL->PRGPIO & SYSCTL PRGPIO R2)) { };
   /* Enable clock to UART1 */
   SYSCTL->RCGCUART |= SYSCTL RCGCUART R1;
   /* Wait for UART1 to be ready */
   while ( 0 == (SYSCTL->PRUART & SYSCTL PRUART R1) );
   GPIOC->AFSEL |= BIT(PC UART1 RX) | BIT(PC UART1 TX);
   GPIOC->DEN |= BIT(PC UART1 RX) | BIT(PC UART1 TX);
   GPIOC->AMSEL &= ~( BIT(PC UART1 RX) | BIT(PC UART1 TX) );
   /* clear Port C config bits */
   GPIOC->PCTL &= ~( GPIO PCTL PC4 M | GPIO PCTL PC5 M );
   GPIOC->PCTL |= GPIO PCTL PC4 U1RX | GPIO PCTL PC5 U1TX;
```

- 10. Which register is used to set the TX FIFO trigger level for a UART? What value should be written to the register to set the RX FIFO to trigger at ½ full and the TX FIFO to trigger at ½ full?
  - Both TX & RX FIFO trigger levels are set through the UART Interrupt FIFO Level Select (**UARTIFLS**) register.
  - To set to trigger RX FIFO at ¼ full and TX FIFO at ¼ empty, set UARTIFLS = 0x0B. (RXIFLSEL = 0x01; TXIFLSEL = 0x03).




#### UART Interrupt FIFO Level Select (UARTIFLS) register




| UART Transmit Interrupt FIFO Level Select                     |                             |
|---|-----------------------------|
| The trigger points for the transmit interrupt are as follows: |                             |
| Value   | Description                 |
| 0x0   | TX FIFO ≤ ⅓ empty           |
| 0x1   | TX FIFO ≤ ¾ empty           |
| 0x2   | TX FIFO ≤ ½ empty (default) |
| 0x3   | TX FIFO ≤ 1/4 empty         |
| 0x4   | TX FIFO ≤ 1/8 empty         |
| 0x5-0x7   | Reserved                    |

- 11. Which register is used to set the UART Baud Rate clock to use the PIOSC clock source? What value should you write to the register?
  - UART Clock Configuration (UARTCC) register.
  - Set CS file (4 bits) to 0x05.



UART Clock Configuration (UARTCC) register



- 12. The figure below shows a UART data frame with LSB bit transmitted first.
  - What is the ASCII character ('DATA') sent by the UART?
    - DATA sent is ASCII character 'g' (0x67).
  - Is the data sent with Even or Odd parity? Explain your reasoning.
    - Parity = ODD. Total number of '1's (data bits + parity) = 5.

