

* Assignments :- B.1.b (Using 90nm Foundry)

I B.1.b :-


- 2 i/p NAND
- 2 i/p NOR
- 2 i/p AND
- 2 i/p OR

* 2 i/p NAND, 2 i/p NOR Gates:-

2 i/p NAND

2 i/p NOR

Symbols:



Expression:


$$Y_{nand} = \overline{A \cdot B}$$

$$(P1/P2), (N1/N2)$$

$$Y_{nor} = \overline{A + B}$$


$$(P1/P2), (N1/N2)$$

MOSFET Level Schematic



$$f_A = \frac{1}{2} \cdot f_B$$

$$\begin{matrix} T_A & T_B \\ A & B & Y_{nand} \end{matrix}$$



$$f_A = \frac{1}{2} f_B$$





$$\begin{matrix} A & B & Y_{nor} \end{matrix}$$

T_A	T_B	
A	B	Y_{nand}
0	0	1
0	1	1
1	0	1
1	1	0

A	B	Y_{nor}
0	0	1
0	1	0
1	0	0
1	1	0

* 2 up AND, 2 up OR gate:


Symbols:




* MOSFET-Level Schematics for 2 up AND, 2 up OR Gate:-

* 2 up AND Gate :-

— Meta-1 Layer
— polysilicon Layer





⊗ 2 input OR Gate :-

