

✓ 1) Revised Performance Order of PART-B Assignments prescribed by SPPU

2) Hands-On Learning of TOOL : MICROWIND 3.1 (LAYOUT EDITOR)


- ✓ ➤ MICROWIND VS MultiSim , PROTEUS
- ✓ ➤ Invoking the Tool from HARD-DISK
- ✓ ➤ Tool Workspace
- ✓ ➤ Target Technology
- ✓ ➤ Tool GUI
- ✓ ➤ Correct Starting Point for Drawing LAYOUT
- ✓ ➤ Enlisting STEPS to DRAW Layout of CMOS INVERTER
- ✓ ➤ Demonstrating STEPS Enlisted above
- ✓ ➤ Observing Various Simulations (V_{in} - V_o vs t , V_o vs I_{supply} , V_o vs V_{in})
- ✓ ➤ Noting DYNAMIC Power Dissipation, $P(\text{dynamic})$ of Circuit
- ✓ ➤ Mathematical Model for $P(\text{dynamic})$
- ✓ ➤ Seeing Effect of Changing f_{clk} , $C(\text{load})$ & V_{dd} on $P(\text{dynamic})$

① List of PART-B Assignments:-

- Draw Layout
- Simulate
- Observe the o/p's
- Analyze & Conclude

① Combinational circuits

- 1 (a) CMOS Inverter
- 2 (b) CMOS NAND Gate
- 3 (c) CMOS NOR Gate
- 4 (d) CMOS AND Gate
- 5 (e) CMOS OR Gate



- 7 (f) CMOS Half-Adder
 - 1 EXOR = $\bar{A}B + A\bar{B} \Rightarrow 22 \text{ mosfets}$
 - 1 AND = $A.B \Rightarrow 6 \text{ mosfets}$

② 2:1 MUX using TQ Logic

- 8 ③ 1-bit SRAM Memory
 - NMOS S/W
 - TQ S/W

② Microwind vs Multisim, Proteus

Similarity → All 3 are Electronics CAD Tools

Difference → Multisim, Proteus (Circuit schematic Editors)

- Workspace Represents a PCB
- All Dimensions are in cms/mm

- All Dimensions are in cm/mm

⊛ MicroWind is a - VLSI CAD Tool

↓
Making ICs - BackEnd Tool
- Layout Editor

- Workspace of Juvind Represents a Si-Wafer

- All dimensions are in nm

$\frac{5\lambda}{0.250\mu\text{m}}$

$$5\lambda = 0.250\mu\text{m} \\ = 250\text{ nm}$$

$$\therefore \lambda = 50\text{ nm}$$

⊛ Target Technology = $2\lambda = 100\text{ nm}$

Foundry

Node

Process

Min. Feature size

Channel length (L)

$$\lambda = 50\text{ nm}$$

$$250\text{ nm} = 5\lambda$$

⊛ Calculating Foundry value from Scale gives

us " 2λ " \Rightarrow Fabricated channel length (L)

⊛ Rule - file \Rightarrow Available channel length (L_{eff})

$$L_{\text{eff}} = L - 2(\Delta L)$$

ΔL : Width of Depletion Regions

@ S-B & D-B

⊛ CSP for ED \Rightarrow Block Diagram (on paper)

⊛ CSP for AB \Rightarrow TT/FT/Bool.exp'n/State-Diagram


* CSP for Making Any Layout in JwWind is

* Transistor-Level schematic (circuit)
of the system (on paper)
MOSFETs



* STEPS for Drawing Layout of CMOS Inverter:-

- ① Draw the TLS of CMOS Inverter on paper.
- ② Terminalise the circuit Diagram (Indicate D, G, S) (Pallette of Layers)
- ③ Place all MOSFETs into Workspace (using Mos Generator in POL)
- ④ Align MOSFETs suitably (Hori./vert./Rotate) [stretch/move] Rotate to enable easy connectivity betn their Terminals
- ⑤ Connect Terminals of MOSFETs to each other as per point-2
- ⑥ Apply $+V_{DD}$ & $-V_{SS}$ to the system
- ⑦ Polarise all N-wells in your circuit } - Ensures that N-well is not floating
 ↪ Connect N-well to $+V_{DD}$
 - There is No Electrical Rule Error
- ⑧ Apply all I/p signals as per point-2
- ⑨ Define all o/p Nodes as per point-2
- ⑩ Perform DRC (Design Rule Check)
- ⑪ Simulate, Observe o/ps, Analyse, Conclude.

* STEP-1 :- TLS of CMOS Inverter.




STEP-2 :- Terminalised



polysilicon
(solid Red)

Metal-1 (solid Blue)



$$(*) P_{dyn} = C_L \cdot (V_{DD})^2 \cdot f_{clk}$$

\downarrow Load capacitance \downarrow Bias v_{tg} \downarrow clock freq

Double } see effect on P_{dyn}
 Halve }
 Repeat the same for C_L


$\propto C_L \rightarrow$ Add virtual capacitance (From POL)
 $\propto (V_{DD})^2 = f(\text{foundry})$
 $\propto f_{clk}$ ✓

(*) A new ; but standard value of +V_{DD} can be used only by changing the foundry

File \rightarrow Select foundry
(Menu)

File → Select foundry
(Menu)

* * Which layers to be used connecting Terminals ?



* O/p is always available
on Metal-1 Layer

* I/p is always given
on Gate Terminal; hence
on Polysilicon Layer



Using DSCH

[open Tool by clicking DSCH3.exe
inside Tools folder]

STEPS:-

- ① Draw Either Transistor/Gate-Level Schematic
using SYMBOL LIBRARY
- ② Save it in a Pre-defined folder with a
self-explanatory name (*.sch)
- ③ Simulate the schematic & verify functionality.
- ④ Generate "Verilog File" from FILE → Make Verilog File
- ⑤ Change Default: File Name (example.sch) to self-
explanatory.
- ⑥ Click ok
- ⑦ Open MICROWIND Tool
- ⑧ Go To (Menu) COMPILE → Compile Verilog File
- ⑨ Browse to your destination folder of Verilog File
- ⑩ Select File Type to " All Files (*. *)
- ⑪ Select your " Verilog code " contained *.txt file
- ⑫ Click " COMPILE "
- ⑬ Click " Back to Editor "
- ⑭ Simulate