
- * Assignments:
- O B.I.c :- Transmission Gate (TG)
- (2) B.2 : 2:1 MUX using TG
 - & B.I.c: Transmission gate (TG)
- => Tq is one of the four CMOS Logic Sub-families
- ⇒ Tq is a cros switch; ie:- a semiconductor s/w bull by combining 1 PMos & 1 NMos s/w
- ⇒ Tq = (1 PMOS) // (1 NMOS)
- ⇒ Being a combination of PMOS & NMOS; it gives both S1, so @ o/p
- ⇒ Construction: -> PMOS//NMOS



For I/p = 1

- @ If pmos= ON } Op= SI /
- P It bung = OLE } OID= MT X

For I/p = 0

- @ It pmos = 0N } 0/p = Wo ×

Thus; to get STRONG OIP; irrespective of the value of I/p; we simultaneously S/W ON, both pmos & nmos

mmos = ON, for Gate = 0

We give opposite values of Trigger to pmos & nmos

- > The Control signal for Tq, denoted as "C" is applied to NMOU
- ⇒ The complement of "C" le. C is applied to PMOS
- ⇒ Operation of TQ can be summarised as follows:

⇒ Operation of TG can be summarised as follows:


For
$$c = 1$$
 ($\overline{c} = 0$)


Thus = $0N$ | $p_{MOS} = 0N$

Thus = $0FF$, p_{MOS}


For
$$C = O(C = 1)$$

hmos = OFF, pmos = OFF






> Symbols: To has multiple Representations as follows:



> Mosfet-level schematic of Tq:-



CMOS Investor


→ To check functionality of Tq:-

- 1 Apply 2.5 GHz Cluck @ I/p
- (3) For clock = 1; We should get O/p = + YDD = 1.27 (51)
- 3) For clock= 0; we should get op= -VE = 0 y (so)
- (*) Refer to the YouTube channel video for Demo of Tq- Layout


> For Implementing N=1 Mux using TQ-Logic


⇒ As Many, I/p's of Mux, Those many Tq's

⇒ : We have 2:1 Mux; kie need 2 Tq's ic. Tq-0, Tq-1




Block - Schematic of 2:1 Muz using TG15:





MOSFET-level Schematic of 2:1 Muz using Tg's:



Refer to the YouTube channel video for Demo of 2:1 MUX. Layout