


Class	:	
Batch	:	
Roll. No	:	
ABC ID	:	
Assignment No.	:	B.2.b
Assignment Name	:	FULL-ADDER ( Using HALF-ADDER & OR-GATE )
Date Of Performance	:	


**Block Diagram:-** Kindly Note that 1 & 0 in O/P are STRONG Values only

⊗ SYMBOL :-



⊕ TRUTH-TABLE :-

Ai	Bi	Ci	CARRY_FA	SUM_FA
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



HA-1 = 1<sup>st</sup> Half-Adder, HA-2 = 2<sup>nd</sup> Half-Adder


x1, x2 = Inputs of Half-Adder

c1 = Carry o/p of Half-Adder


S1 = Sum o/p of Half-Adder

**Map the Signals shown above to the Layout shown below**

**Layout (90 nm Foundry ) : (  $V_{dd} = 1.2 \text{ V}$  )**



## Waveform:



### **Conclusion:-**

- 1) Drawn the LAYOUT for CMOS FULL-ADDER using 90 nm Foundry.
- 2) Full-Adder is Implemented Using “Two HALF-ADDERS “ & “One 2 i/p OR Gate”.
- 3) Half-Adder is Implemented Using “TWO 2:1 Multiplexers configured as EX-OR Gate & AND Gate.
- 4) 2:1 Multiplexer , in turn is implemented using Transmission Gate , a Pure CMOS System.
- 5) Being a **Pure-CMOS System**, it gives both **S-1** & **S-0** as O/P.
- 6) Frequency Relationships for I/P's are :  $f_{Ai} = ( f_{Bi} / 2 ) = ( f_{Ci} / 4 )$
- 7) Simulated the LAYOUT to observe waveforms & verified its functionality as per TRUTH-TABLE.