
SPPU Part-B Assignment: 3 (1-bit SRAM (ell) ⇒ 1 -bit Memory Tt can store 1-bit of data (1/0) using SRAM Technology > SRAM = Static RAM - Circuit Diagram: 2 NMOS X'stors (NI, NZ) (Act as S/W's) Cross-coupled CMos NOT Gates (II, I2) Olp of 1st - given as up of 2nd -po-O/p of 2nd po given as i/p of 1st -po-WRITE Line (To write Data): WR (3)4 Line (To read Data): READ RD (5) ENABLE EN ★ 3.a (Using NMos S/W) WR =1 RD = S-0 / 50 SI II S٥ pmos-s1 NZ (m) SO S2 So EN = 1WR = 0 RD = W-1 X SI OFF WO II ON SI SI Wo NZ S٥ WL S1



The above circuit stores 1 - bit of data, with foil-facts:

=> It stores Logic-0 as Weak-1 (X Acceptable)

⇒ It stoles Logic-1 as Strong-0 (V Acceptable)

→ This is because '1' is passed through (N2) (NMOS S/W)

The we Replace (NI, Na) with PMOS 5/w/s (PI, Pa)


we will get Strong-1, but a Weak-0

If we use clual combination (NI, PI) OR (PI, NI)

are will face mixture of above chawbacks

⇒ Solution is to use CMOS S/WIS (TG) in place of (NI, N2)

3.6 : (Using TG s/w)



MOSFET-Level Schematic of 1-bit SRAM (ell (NMOS 5/W):

10 10 NR (1)

10 8 - Copy II - Flip Hovz.

RD (2)

Patrite 90 ND


25 S2


Patrite 90 ND

10 D2 S2

Patrite 90 ND

10 D2 S2





$$T1, T2 \Rightarrow cms Jnv r$$

$$(pmos, nmos)$$

$$Value of Signal = +V_{DD} \rightarrow S1$$

$$= (V_{DD} - V_{EN}) \rightarrow WL \times$$

$$= (-V_{SS} + V_{EP}) \rightarrow WO \times$$

$$= -V_{SS} (ov) \rightarrow SO$$

$$V_{ED} \rightarrow V_{EN} \rightarrow V_{E$$

