

## (I) B.L.b:-

- a) 2 yp NAND
- b) 2 ip NOR
- c) 2 ilp AND
- d) 2 ilp OR







## 2 Up OR gate:



MOSFET-Level Schematics for 2 yp AND, 2 yp OR Gate :-





## 🛞 2 iyp OR Gate:-

