




SPPU Part-B Assignment : 3 (1-bit SRAM cell)

- ⇒ 1-bit Memory
- ⇒ It can store 1-bit of data (1/0) using SRAM Technology
- ⇒ SRAM = Static RAM
- ⇒ Circuit Diagram:-

- ① 2 NMOS X'itors (N1, N2) (Act as S/W's)
- ② 2 Cross-coupled CMOS NOT Gates (I1, I2)
o/p of 1st \rightarrow given as i/p of 2nd
o/p of 2nd \rightarrow given as i/p of 1st
- ③ WRITE Line (To write Data) : WR
- ④ READ Line (To read Data) : RD
- ⑤ ENABLE : EN

⊛ 3.a (Using NMOS S/W)





* The above circuit stores 1-bit of data, with foll. facts:-

⇒ It stores Logic-0 as Weak-1 (X Acceptable)

⇒ It stores Logic-1 as Strong-0 (✓ Acceptable)


→ This is because '1' is passed through (N2) (NMOS S/W)

* If we Replace (N1, N2) with PMOS S/W's (P1, P2) we will get Strong-1, but a Weak-0


* If we use dual combination (N1, P1) OR (P1, N1) we will face mixture of above drawbacks

⇒ Solution is to use CMOS S/W's (TG) in place of (N1, N2)


3.b : (Using TG S/W)



* MOSFET-Level Schematic of 1-bit SRAM cell (NMOS S/W) :



Return (5)







— Metal-1 (D, S, O/p) — X poly-To-Metal-1 contact
— polysil (G, I/p) —

⊛ I/p's are always STRONG (PURE) (S1/S0)

⊛ O/p's can be STRONG/WEAK 1 $\begin{cases} S1 \\ W1 \end{cases}$

⊛ O/p's must be STRONG 0 $\begin{cases} S0 \\ W0 \end{cases}$



$I_1, I_2 \Rightarrow \text{CMOS Inver}$


$I_1, I_2 \Rightarrow \text{cmos Inverter}$
(pmos, nmos)

Value of signal = $+V_{DD} \rightarrow S1$ ✓

= $(V_{DD} - V_{tn}) \rightarrow W1$ ✗

= $(-V_{SS} + V_{tp}) \rightarrow W0$ ✗

= $-V_{SS} (0V) \rightarrow S0$ ✓



For 90nm Tech; $\therefore V_{DD} = +1.2V$

