

* Assignments :-

① B.1.c :- Transmission Gate (TG)

② B.2 :- 2:1 MUX using TG

* B.1.c :- Transmission Gate (TG)


⇒ TG is one of the four CMOS - Logic sub-families

⇒ TG is a **CMOS switch**; ie:- a semiconductor S/w built by combining 1 PMOS & 1 NMOS S/w

⇒ $TG = (1 \text{ PMOS}) // (1 \text{ NMOS})$

⇒ Being a combination of PMOS & NMOS, it gives both S1, S0 @ o/p

⇒ Construction:- → PMOS//NMOS



For I/p = 1

① If $\begin{matrix} \text{pmos} = \text{ON} \\ \text{nmos} = \text{OFF} \end{matrix} \} \text{O/p} = \text{S1} \checkmark$

② If $\begin{matrix} \text{pmos} = \text{OFF} \\ \text{nmos} = \text{ON} \end{matrix} \} \text{O/p} = \text{W1} \times$

For I/p = 0

① If $\begin{matrix} \text{pmos} = \text{ON} \\ \text{nmos} = \text{OFF} \end{matrix} \} \text{O/p} = \text{W0} \times$

② If $\begin{matrix} \text{pmos} = \text{OFF} \\ \text{nmos} = \text{ON} \end{matrix} \} \text{O/p} = \text{S0} \checkmark$

Thus, to get STRONG O/p; irrespective of the value of I/p;
we simultaneously S/w ON, both pmos & nmos

∴ pmos = ON, for Gate = 0

nmos = ON, for Gate = 1

We give opposite values of Trigger to pmos & nmos

⇒ The **Control signal for TG**, denoted as "**C**" is applied to **Nmos**


⇒ The **complement of "C"** ie. **\bar{C}** is applied to **PMOS**

⇒ Operation of TG can be summarised as follows:-

⇒ Operation of TQ can be summarised as follows:-


For $c = 1$ ($\bar{c} = 0$)

nmos = ON, pmos = ON



For $c = 0$ ($\bar{c} = 1$)


nmos = OFF, pmos = OFF



⇒ Thus; TQ closes for $c = 1$ (Nmos side)


TQ opens for $c = 0$ (Nmos side)

⇒ Symbols:- TQ has multiple Representations as follows:-




⇒ MOSFET-level Schematic of TQ:-

The symbol for TQ is:-



CMOS Inverter



* Flip-Horizontal the CMOS-Invr by Edit → Flip & Rotate

⇒ To check functionality of TG:-

- ① Apply 2.5 GHz Clock @ I/p
- ② For clock = 1; we should get o/p = $+V_{DD} = 1.2V$ (s1)
- ③ For clock = 0; we should get o/p = $-V_{SS} = 0V$ (s0)


* Refer to the YouTube channel video for Demo of TG-Layout

* B.2 :- 2:1 MUX


⇒ For Implementing N:1 Mux using TG-Logic


⇒ As Many, I/p's of Mux, Those many TG's

⇒ ∴ We have 2:1 Mux; we need 2 TG's i.e. TG-0, TG-1




* Block-Schematic of 2:1 Mux using TG's :-





⊛ MOSFET-level Schematic of 2:1 Mux using TG's :-



⊛ Refer to the YouTube channel video for Demo of 2:1 MUX Layout