

Agenda :-

① Understanding the Hardware (PLDs)


- ✓ a) \Rightarrow Classification of PLDs
- ✓ b) \Rightarrow Types of PLD vendors
- ✓ c) \Rightarrow Product Line of XILINX Incorporation
- ✓ d) \Rightarrow Target Technology for PART-A Assignments
- ✓ e) \Rightarrow Detailed Explanation of IC-Number of Target Technology

② Hands-on Tool flow for FPGA Prototyping of 2 i/p Logic Gate

- a) \Rightarrow Synthesis of Main VHDL Model
- b) \Rightarrow Simulation of TestBench VHDL Model

①.a) Classification of PLDs:-

\Rightarrow PLD \Rightarrow Programmable Logic Device



$$\leq (I/p_s, O/p_s) \leq 32$$

①.b) Types of PLD - Vendors:-

⊛ Companies which create only H/w:-

⇒ PC / Laptop:-

Only H/W \Rightarrow INTEL, AMD, APPLE
 \downarrow \downarrow \downarrow
 i3, i5, i7, i9 RYZEN M1

Only S/w \Rightarrow MICROSOFT, LINUX, APPLE
 ↓ ↓ ↓
 Windows MAC-OS

⇒ SMARTPHONE :-

Only H/w \Rightarrow Qualcomm; MediaTek
 \downarrow \downarrow
 SnapDragon Helio, Dimensity

only slw ⇒ Google ,
↓
Android , Oxygen-os

⇒ PLDS :-


Only H/w :- NONE

Only S/w :- Synopsys, Mentor - Graphics
(Synthesis Tools)

H/w + S/w :- **XILINX**, INTEL (Formerly ALTERA)

S/w :- XILINX ISE QUARTUS-II
VIVADO
VITIS

(1.c) Product - Line of XILINX Inc. :-





XCR3064XLVG100-10

Spartan-6 : 6S
 Virtex-2 : 2V
 Virtex-7 : 7V
 Artix-7 : 7A
 Kintex-7 : 7K



(1.d) Target Technology for PART-A Assignments:

⇒ Target Technology (TT) = Hardware into which we will realise our PDS
 = PLD which we will program to realise our PDS



Field-No.:	Details	Meaning
1	XC	Xilinx Corporation
2	3S, E	S ⇒ SPARTAN, 3 ⇒ Member E ⇒ Variant
3	250	(250x1000) Equivalent 24p ⇒
4	PQ	PQFP = Plastic Quad Flat Pack
5	208	No. of pins on IC
6	-5	Speed Grade

-3 > -4 > -5 > -6

$$-3 > \textcircled{-4} > \textcircled{-5} > -6$$

Faster Slower

(2.a) Synthesis of Main VHDL Model of 2 i/p Logic Gate:-



⇒ In each Assignment of PART-A

⇒ We have 2 VHDL-Models:-

⇒ 1st VHDL Model ⇒ MAIN Model (To be SYNTHESIZED)

- Library statements (LS)
- Defining i/p & o/p signals (ED)
- Relating i/p & o/p signals (AB)

⇒ 2nd VHDL Model ⇒ TestBench Model (To be SIMULATED)

⇒ STEP-1 :- SYNTHESIS

CSPs (Correct Starting Points)


⇒ Draw the Correct Block-Diagram (BD) showing all i/p and o/p signals with Valid Signal names

⇒ Express the Logical Relationships bet'n i/p & o/p signals in one of the following ways:-

- ⇒ Boolean Expression ✓
- ⇒ Truth-Table
- ⇒ State-Diagram
- ⇒ Excitation-Table
- ⇒ Algorithm

⇒ Consider 2 i/p as our P.D.S:-





Write Entity Name inside the Box

Valid

- Cannot be same as keyword in VHDL
- Cannot start with Numeral
- cannot have special character other than "_"

$$Y \Leftarrow A \text{ AND } B;$$

Logical And'ing bet'n Signal A, Signal B is
Assigned to o/p signal Y