
Agenda:-

- (1) Understanding the Hardware (PLDs)
- ✓ a) ⇒ Classification of PLDs
- y
 b) ⇒ Types of PLD vendors
- ∠C) ⇒ Proclact Line of XILINX Incorporation.
- ✓ d) ⇒ Target Technology for PART-A Assignments
- Ve) ⇒ Detailed Explanation of IC. Number of Target Technology
- @ Hands-ON Tool flow For FPGA Prototyping of 2 i/p LOGIC Gate
 - a) -> Synthesis of Main VHDL Model
 - b) => Simulation of TestBench VHDL Model
 - (1.a) Classification of PLDs:

⇒ PLD ⇒ Programmable Logic Device



- (1.b) Types of PLD Vendors:
 - (*) Companies which create only H/w:

=> SMARTPHONE :-

Only
$$H(\omega) \Rightarrow Gualcomm$$
; MediaTek

SnapDragon Helio, Dimensity

Only $S(\omega) \Rightarrow Google$,

Android Oxygen-Os

⇒ PLDs :.

Only H/W :- NONE

Only Slw: Synopsys, Menter-Graphics (Synthesis Tools)


HIW + SIW :- XILINX, INTEL (Formerly ALTERA)

SIW :- XILINX ISE GUARTUS - IL

VI VADO

VI TIS

(1.c) Product - Line of XILINX Inc :-







(1d) Target Technology for PART-A Assignments:

=> Target Technology (TT) = Hardware into which we will realise our PDS

= PLD which we will program to realise our PDS






Field-No!	Details	Meaning
1	XC	Xilinx Corporation
2	3S, E	S ⇒ SPARTAN, 3 ⇒ Member E ⇒ Yariunt
3	250	(250×1000) Equivalent 2 1/p =D-
4	PG	PgFP = Plastic Quad Flat Pack
5	~08	No of pins on IC
6	-5	Speed Grade

$$-3 > -4 > -5 > -6$$
Faster Slower

⇒ STEP-1:- SYNTHES IS

CSB (Correct Starting Points)

- > Draw the Correct Block-Diagram (BD) showing all ilp and O/p signals with Valid signal names
- in one of the following ways:
 - ⇒ Boolean Expression L
 - → Truth-Table
 - ⇒ State-Diagram
 - ⇒ Excitation-Table
 - ⇒ Algorithm
- ⇒ Consider 2 ip = D as our P.D.S :-



Write Entity Name inside the Box

Valid

Cannot be same as keyword in VHDL

Cannot start with Numeral

Cannot have special character other than "_"

Y <= A AND B;

Logical Andling betin Signal A, signal B is
Assigned to Olp signal Y