30 November 2020 17:31

List of Assignments -

Refer to PART-A Sample Assignment. pdf for Order of contents in suff-copy


Assignment	Assignment-Title		0 @ ←Assignment contents → 8 9 (6)								
Number			77	MM	RTL-S	T-s	SUŒ	T-SUM	TBM	Sim	UCF
			_			8					
1	4-bit ALU	(4	O C	احاو	r of co	nben	nts:-	(1) —	→ (10	9)	
2	4-bit USR	6	K) H	1 1	o com	pulso	ry fo	IID Y	4		
3	FIFO/Memory						3				
4	FPGA - LCD I'face										
77											


- (1) BD = Block Diagram
- @ TT = Truth-Table / Function Table
- (3) MM = Main (VHDL) Model
- (4) RTL-S = RTL Schematic
- 5 T-S = Technology Schematic
- (6) DUS = Device Utilisation Summary These are
- (7) T-SUM = Timing Summary


· contained in


Synthesis Report


- (8) TBM = TestBench (VHDL) Model
- 9 Sim = Simulation W/f's
- 10 UCF = User Constraint File
- Theory Section of PART-A Assignment














Mode Latency (No. of clock cycles)



SISO =
$$4 + 4 = 8$$

SIPO = $4 + 1 = 5$
PISO = $1 + 4 = 5$
PIPO = $1 + 1 = 2$


Lowest Sin, Pin (Equal)

3 FIFO / 32-bit Memory (Organised as 4x8):-

(uses memory pointers, No address)

Byte-Addressable Memory which can store 32-bits of data in form of 4 words, each 8-bit long (uses Address)

BD



ET.

WRITE, READ are Active-High, Active-Low Resp.


8st	clk	M-rq	d-out	full	embta
0 0	* *	× 1 0	91(0 <i>0</i>) AN Mi-b	O 0→1 O	0 0

v st	clk	wr-rd	addr	d-out	full	empty	
1	×	×	×	(00)6	0	1	
0	1	1			0→1	0	
0	1	٥	(11)2	d_in	0	0	
			1			1	



LCD- FPGA Interfacing:





Pin Assignment (UCF Location) for LCD:

Signal Name	XC3S250E-PQ208	XCS6LX9-TQG144
LCD_RS	P48	P74
LCD_EN	P49	P72
LCD_Data0	P47	NC
LCD_Data1	P41	NC
LCD_Data2	P39	NC
LCD_Data3	P35	NC
LCD_Data4	P33	P66
LCD_Data5	P31	P61
LCD_Data6	P29	P59
LCD_Data7	P24	P58

Table 2.1: Pin Assignmnet (UCF) for LCD