

Workspace: Work = atv05
oplevel = testarquitetura

Workspace 'atv05' Files
Library ieee => \$SYMPHONYEDA/i
Library atv05 => C:/Users/w
stateconverter.vhdl
inib.vhdl
enable.vhdl
sevenSegDecoder.vhdl
display.vhdl
arquitetura.vhdl
testArquitetura.vhdl
testEnable.vhdl
testInib.vhdl
testStateConverter.vhdl

```
1 entity inib is
2     port(
3         ssState, ssTransition: in bit_vector(6 downto 0);
4         ssTemp0, ssTemp1, ssTemp2: in bit_vector(6 downto 0);
5         inib: in bit;
6         outssState, outssTransition: out bit_vector(6 downto 0);
7         outssTemp0, outssTemp1, outssTemp2: out bit_vector(6 downto 0)
8     );
9 end entity;
10
11 architecture behavior of inib is
12
13 begin
14
15     outssState <= ssState when inib = '0' else "111111";
16     outssTransition <= ssTransition when inib = '0' else "111111";
17     outssTemp0 <= ssTemp0 when inib = '0' else "111111";
18     outssTemp1 <= ssTemp1 when inib = '0' else "111111";
19     outssTemp2 <= ssTemp2 when inib = '0' else "111111";
20
21 end architecture;
```