```
Html generated by <u>Symphony EDA</u> Sonata for 'C:/Users/welly/Documents/GitHub/LT38A/pratica06/simili/saida.vhdl' Source file last modified on Tue Nov 07 22:14:56 Hora oficial do Brasil 2023

Note: Use IE 5+ or Netscape 6+ or Mozilla Firefox for best results
      library ieee;
      use ieee numeric std.all;
      use ieee.std_logic_1164.all;
      entity saida is
 6
           port (
                 dividendo, divisor: in unsigned(7 downto 0);
 8
                 quociente,resto: in std_logic_vector(7 downto 0);
 9
                 sel: in bit_vector(1 downto 0);
10
                 inibi: in bīt;
11
12
                 inibedsevenSeg0,inibedsevenSeg1,inibedsevenSeg2: out std_logic_vector(6 downto 0)
13
           );
14
      end entity;
1.5
16
      architecture behavior of saida is
17
           component sevenSeg8bitDec is
18
19
                 port (
                      A: in std_logic_vector(7 downto 0);
ssA0,ssA1,ssA2: out std_logic_vector(6 downto 0)
20
21
                 ) :
23
           end component;
           component outputMultiplexer is
                port (
27
                      A,B,C,D: in std_logic_vector(6 downto 0);
28
                      sel: in bit_vector(1 downto 0);
29
                      S: out std_logic_vector(6 downto 0)
30
                 ) :
31
           end component;
32
33
           component inib is
34
                 port (
35
                      sevenSeg0, sevenSeg1, sevenSeg2: in std_logic_vector(6 downto 0);
36
                      inib: in bit;
37
                      inibedsevenSeg0, inibedsevenSeg1, inibedsevenSeg2: out std logic vector(6 downto 0)
                 );
           end component;
           signal ssA0,ssA1,ssA2: std_logic_vector(6 downto 0);
signal ssB0,ssB1,ssB2: std_logic_vector(6 downto 0);
signal ssC0,ssC1,ssC2: std_logic_vector(6 downto 0);
43
44
           signal ssD0,ssD1,ssD2: std_logic_vector(6 downto 0);
45
46
           signal sevenSeg0, sevenSeg1, sevenSeg2: std_logic_vector(6 downto 0);
47
48
      begin
49
           dividendoDecoder: sevenSeg8bitDec port map(std_logic_vector(dividendo),ssA0,ssA1,ssA2);
divisorDecoder: sevenSeg8bitDec port map(std_logic_vector(divisor),ssB0,ssB1,ssB2);
quocienteDecoder: sevenSeg8bitDec port map(quociente,ssC0,ssC1,ssC2);
50
51
52
53
           restoDecoder: sevenSeg8bitDec port map(resto,ssD0,ssD1,ssD2);
           mux0: outputMultiplexer port map(ssA0,ssB0,ssC0,ssD0,sel,sevenSeg0);
           mux1: outputMultiplexer port map(ssA1,ssB1,ssC1,ssD1,sel,sevenSeg1);
           mux2: outputMultiplexer port map(ssA2,ssB2,ssC2,ssD2,sel,sevenSeg2);
59
           inibidor: inib port map(sevenSeg0, sevenSeg1, sevenSeg2, inibi, inibedsevenSeg0, inibedsevenSeg1, inibedsevenSeg2);
60
61
62
63
      end architecture;
64
6.5
```

Note: Modifying your display preferences for the text editor in Sonata will correspondingly modify the look and feel of the generated HTML file. Also, to properly print background colors, you may have to enable a setting in your browser (especially IE users).

