¥ atv06 - Symphony EDA Sonata 3.1 - [C:/Users/welly/Documents/GitHub/LT38A/pratica06/simili/testEntrada.vhdl] File Edit Project Compile Simulate Window Help ▶4 100 us Workspace: Work = atv06 Toplevel = testentrada library ieee; use ieee.numeric std.all; ☐ ∵ Workspace 'atv06' Files use ieee.std logic 1164.all; Library ieee => \$SYMPHONYEDA/ Library atv06 => C:/Users/w entity testEntrada is divMux.vhdl div8.vhdl 7 end entity; div64,vhdl 8 div4.vhdl 9 architecture behavior of testEntrada is ⊞···· div32.vhdl ⊞ div2.vhdl 10 ⊞···· div 16.vhdl 11 component entrada is ⊕---- div 128.vhdl 12 port (div 1, vhdl 13 A,B: in unsigned (7 downto 0); ⊕ divisorShift.vhdl 14 En: in bit; ⊞ divisorArith.vhdl 15 Ae, Be: out unsigned (7 downto 0) ⊞ divisor, vhdl 16); ⊞ magnitudeComparator.vhdl ⊕ zeroReject, vhdl 17 end component; ± sistema.vhdl 18 ⊕---- sevenSeg8bitDec.vhdl 19 signal A, B: unsigned (7 downto 0); outputMultiplexer.vhdl signal En: bit; 20 inib.vhdl 21 signal Ae, Be: unsigned (7 downto 0); saida.vhdl 22 begin enabler.vhdl 23 ⊕ entrada, vhdl ent: entrada port map (A, B, En, Ae, Be); 24 ⊕ arquitetura.vhdl ⊞····· testDivisor.vhdl 25 testDivisorShift.vhdl 26 process testEntrada.vhdl begin 27 e testentrada 28 testentrada(behavior) $A \le x"00"$; $B \le x"00"$; $En \le 1'$; wait for 50 ns; 29 A <= x"aa"; B <= x"66"; En <= '1'; wait for 50 ns; 30 $A \le x"ff"; B \le x"66"; En \le '0'; wait for 50 ns;$ 31 A <= x"aa"; B <= x"66"; En <= '1'; wait for 50 ns; 32 33 34 end process; 35 36 end architecture; 37