```
File Edit Project Compile Simulate Window Help
                                       ▶4 🛂 🔼 💍 🛗 🛗 📳 🗐 🕨 🕨 100 us
                                                                             <u>▼|™×</u>●∂∂∂∂∂
Workspace: Work = atv06
Toplevel = testsistema
                                        library ieee;
                                        use ieee.numeric std.all;
☐ : Morkspace 'atv06' Files
                                        use ieee.std logic 1164.all;
     Library ieee => $SYMPHONYEDA/li
  Library atv06 => C:/Users/w
                                        entity sistema is
   divMux.vhdl
                                             port (
   div8.vhdl
                                                 A,B: in unsigned (7 downto 0);
   ⊞···· div64.vhdl
                                                 Q,R: out std logic vector (7 downto 0)
   ⊕···· div4.vhdl
                                   9
                                             );
   ⊞···· div32.vhdl
                                        end entity;
   div2.vhdl
                                 10
   ⊞···· div 16.vhdl
                                 11
   ⊕ div 128.vhdl
                                        architecture behavior of sistema is
                                 12
   ⊞···· div1.vhdl
                                 13
   ⊕ divisorShift.vhdl
                                             component zeroReject is
                                 14
   ⊞ divisorArith.vhdl
                                 15
                                                 port (
   ⊞ divisor, vhdl
                                 16
                                                      A, B: in unsigned (7 downto 0);
   ⊞ magnitudeComparator.vhdl
                                                      Q,R: out std logic vector (7 downto 0)
   ⊕ zeroReject, vhdl
                                 17
   ⊞···· sistema.vhdl
                                 18
                                                 );
   ⊕ sevenSeg8bitDec.vhdl
                                 19
                                             end component;
        outputMultiplexer.vhdl
                                  20
   inib.vhdl
                                 21
                                        begin
        saida.vhdl
                                  22
   enabler.vhdl
                                  23
                                             zr: zeroReject port map(A,B,Q,R);
   entrada.vhdl
                                  24
   ⊕ arquitetura.vhdl
                                        end architecture;
   ± testDivisor.vhdl
                                 25
   testDivisorShift.vhdl
   testEntrada.vhdl
       testentrada
       testentrada(behavior)
   Ė-y- 

testSistema.vhdl
       testsistema
          testsistema(behavior)
```

atv06 - Symphony EDA Sonata 3.1 - [C:/Users/welly/Documents/GitHub/LT38A/pratica06/simili/sistema.vhdl]